



# DM9102A

Single Chip Fast Ethernet NIC Controller

## 1. General Description


The DM9102A is a fully integrated and cost-effective single chip Fast Ethernet NIC controller. It is designed with low power and high performance process. It is a 3.3V device with 5V tolerance.

The DM9102A provides direct interface to the PCI bus and supports bus master mode to achieve the high performance of the PCI bus. It is fully compliant with PCI 2.2. In the media side, the DM9102A interfaces to the UTP3, 4, 5 in 10Base-T and the UTP5 in 100Base-TX. It is fully compliant with the

IEEE 802.3u Spec. Its auto-negotiation function will automatically configure the DM9102A to take the maximum advantage of its abilities. The DM9102A also supports IEEE 802.3x's full-duplex flow control.

The DM9102A supports two types of power-management mechanisms. The main mechanism is based on the OnNow architecture, which is required for PC99. The alternative mechanism is based upon the remote Wake-On-LAN mechanism.

## 2. Block Diagram





### Table of Contents

1. General Description.....	1	6.2.12 Sample Frame Access Register (CR13).....	32
2. Block Diagram.....	3	6.2.13 Sample Frame Data Register (CR14).....	33
3. Features.....	4	6.2.14 Watchdog and Jabber Timer Register (CR15).....	33
4 Pin Configuration: DM9102A 128pin QFP.....	5	6.3 PHY Management Register Set.....	34
4.1 Pin Configuration: DM9102A 128pin LQFP.....	6	6.3.1 Basic Mode Control Register (BMCR) - Register 0.....	35
5. Pin Description.....	7	6.3.2 Basic Mode Status Register (BMSR) - Register 1.....	36
5.1 PCI Bus Interface Signals.....	7	6.3.3 PHY Identifier Register #1 (PHYIDR1) - Register 2.....	37
5.2 Boot ROM and EEPROM Interfaces.....	8	6.3.4 PHY Identifier Register #2 (PHYIDR2) - Register 3.....	37
5.3 LED Pins.....	10	6.3.5 Auto-negotiation Advertisement Register (ANAR) - Register 4.....	37
5.4 Network Interface.....	10	6.3.6 Auto-negotiation Link Partner Ability Register (ANLPAR) - Register 5.....	38
5.5 Miscellaneous Pins.....	10	6.3.7 Auto-negotiation Expansion Register (ANER) - Register 6.....	39
5.6 Power Pins.....	11	6.3.8 DAVICOM Specified Configuration Register (DSCR) - Register 10H.....	39
5.7 Note: LED Mode.....	11	6.3.9 DAVICOM Specified Configuration and Status Register (DSCSR) - Register 11H.....	40
5.8 Note: Strap Pins.....	12	6.3.10 10Base-T Configuration/Status (10BTSCRCR) - Register 12H.....	41
6. Register Definition.....	13	7. Functional Description.....	42
6.1 PCI Configuration Registers.....	13	7.1 System Buffer Management.....	42
6.1.1 Identification ID.....	14	7.1.1 Overview.....	42
6.1.2 Command & Status.....	14	7.1.2 Data Structure and Descriptor List.....	42
6.1.3 Revision ID.....	16	Figure 7-1.....	42
6.1.4 Miscellaneous Function.....	17	7.1.3 Buffer Management: Chain Structure Method.....	42
6.1.5 I/O Base Address.....	17	7.1.4 Descriptor List: Buffer Descriptor Format.....	42
6.1.6 Memory Mapped Base Address.....	18	7.2 Initialization Procedure.....	47
6.1.7 Subsystem Identification.....	18	7.2.1 Data Buffer Processing Algorithm.....	47
6.1.8 Expansion ROM Base Address.....	19	7.2.2 Receive Data Buffer Processing.....	47
6.1.9 Capabilities Pointer.....	19	Figure 7-2.....	47
6.1.10 Interrupt & Latency Configuration.....	20	7.2.3 Transmit Data Buffer Processing.....	48
6.1.11 Device Specific Configuration Register.....	20	Figure 7-3.....	48
6.1.12 Power Management Register.....	21	7.3 Network Function.....	49
6.1.13 Power Management Control/Status.....	22	7.3.1 Overview.....	49
6.2 Control and Status Register (CR).....	23	7.3.2 Receive Process and State Machine.....	49
6.2.1 System Control Register (CR0).....	24	7.3.3 Transmit Process and State Machine.....	49
6.2.2 Transmit Descriptor Poll Demand (CR1).....	24	7.3.4 Physical Layer Overview.....	49
6.2.3 Receive Descriptor Poll Demand (CR2).....	24	7.4 Serial Management Interface.....	50
6.2.4 Receive Descriptor Base Address (CR3).....	25		
6.2.5 Transmit Descriptor Base Address (CR4).....	25		
6.2.6 Network Status Report Register (CR5).....	25		
6.2.7 Network Operation Register (CR6).....	27		
6.2.8 Interrupt Mask Register (CR7).....	29		
6.2.9 Statistical Counter Register (CR8).....	30		
6.2.10 Management Access Register (CR9).....	31		
6.2.11 PHY Status Register (CR12).....	32		



# DM9102A

## Single Chip Fast Ethernet NIC Controller

7.4.1 Management Interface - Read Frame Structure	50	8.4.5 TP Interface	61
7.4.2 Management Interface - Write Frame Structure	50	8.4.6 Oscillator/Crystal Timing	61
7.5 Power Management	51	8.4.7 Auto-negotiation and Fast Link Pulse Timing Parameters	61
7.5.1 Overview	51	8.4.8 Fast Link Pulses	61
7.5.2 PCI Function Power Management Status	51	9. Application Notes	62
7.5.3 The Power Management Operation	51	9.1 Network Interface Signal Routing	62
7.6 Sample Frame Programming Guide	53	9.2 10Base-T/100Base-TX Application Figure 9-1	62
7.7 Serial ROM Overview	54	9.3 10Base-T/100Base-TX (Power Reduction Application) Figure 9-2	63
7.7.1 Subsystem ID	54	9.4 Power Supply Decoupling Capacitors Figure 9-3	64
7.7.2 Vendor ID	54	9.5 Ground Plane Layout Figure 9-4-1 Figure 9-4-2 Figure 9-4-3	65
7.7.3 Auto_Load_Control	54	9.6 Power Plane Partitioning Figure 9-5	66
7.7.4 New_Capabilities_Enable	54	9.7 Magnetics Selection Guide Table 9-1: 10/100M Magnetic Sources Table 9-2: Magnetic Specification Requirements	67
7.7.5 PMC	54	9.8 Crystal Selection Guide Table 9-3: Crystal Specifications Figure 9-6: Crystal Circuit Diagram	68
7.7.6 Byte Offset (15)	54	10 Package Information	69
7.7.7 Ethernet Address	55	10.1 Package Information (128 pin, QFP)	
7.7.8 Example of DM9102A SROM Format	55	10.2 Package Information (128 pin, LQFP)	70
7.8 External MII Interface	56	11. Ordering Information	71
7.8.1 The Sharing Pin Table	56		
8. DC and AC Electrical Characteristics	57		
8.1 Absolute Maximum Ratings( 25°C )	57		
8.2 Operating Conditions	57		
8.3 DC Electrical Characteristics	58		
8.4 AC Electrical Characteristics & Timing Waveforms	59		
8.4.1 PCI Clock Specifications Timing	59		
8.4.2 Other PCI Signals Timing Diagram	59		
8.4.3 Boot ROM Timing	60		
8.4.4 EEPROM Read Timing	60		

### 3. Features


- Integrated Fast Ethernet MAC, Physical Layer and transceiver in one chip.
- 128pin QFP/128pin LQFP with CMOS process.
- +3.3V Power supply with +5V tolerant I/O.
- Complies with PCI specification 2.2.
- PCI clock up to 40MHz.
- PCI Bus master architecture.
- PCI Bus burst mode data transfer.
- Two large independent transmission and receipt of FIFO
- Up to 256K bytes Boot EPROM or Flash interface.
- EEPROM 93C46 interface automatically supports node ID load and configuration information.
- Complies with IEEE 802.3u 100Base-TX and 802.3 10Base-T.
- Complies with IEEE 802.3u auto-negotiation protocol for automatic link type selection.
- Supports IEEE 802.3x Full Duplex Flow Control
- VLAN frame length support.
- Complies with ACPI and PCI Bus Power Management.
- Supports the MII (Media Independent Interface) for an external PHY
- Supports Wake-On-LAN function and remote wake-up (Magic packet, Link Change and Microsoft® wake-up frame).
- Supports 4 Wake-On-LAN (WOL) signals (active high pulse, active low pulse, active high, active low.)
- High performance 100Mbps clock generator and data recovery circuit.
- Digital clock recovery circuit, using advanced digital algorithm to reduce jitter.
- Adaptive equalization circuit and Baseline wandering restoration circuit for 100Mbps receiver.
- Provides Loopback mode for easy system diagnostics.
- Low power consumption modes:
  - Power reduced mode (cable detection)
  - Power down mode
  - Selectable TX drivers for 1:1 or 1.25:1 transformers for additional power reduction.



# DM9102A

Single Chip Fast Ethernet NIC Controller

## 4. Pin Configuration: 128 pin QFP






# DM9102A

Single Chip Fast Ethernet NIC Controller

## 4.1 Pin Configuration: 128 pin LQFP





## 5. Pin Description

I = Input, O = Output, I/O = Input / Output, O/D = Open Drain, P = Power,  
LI = reset Latch Input, # = asserted Low

### 5.1 PCI Bus Interface Signals

Pin No.	Pin Name	I/O	Description
128QFP/128LQFP			
113	INT#	O/D	Interrupt Request This signal will be asserted low when an interrupt condition as defined in CR5 is set, and the corresponding mask bit in CR7 is cleared
114	RST#	I	System Reset When this signal is low, the DM9102A performs the internal system reset to its initial state
115	PCICLK	I	PCI System Clock PCI bus clock that provides timing for DM9102A related to PCI bus transactions. The clock frequency range is up to 40MHz
117	GNT#	I	Bus Grant This signal is asserted low to indicate that DM9102A has been granted ownership of the bus by the central arbiter
118	REQ#	O	Bus Request The DM9102A will assert this signal low to request the ownership of the bus
119	PME#	O/D	Power Management Event. Open drain. Active Low. The DM9102A drive it low to indicates that a power management event has occurred
3	IDSEL	I	Initialization Device Select This signal is asserted high during the Configuration Space read/write access
21	FRAME#	I/O	Cycle Frame This signal is driven low by the DM9102A master mode to indicate the beginning and duration of a bus transaction
23	IRDY#	I/O	Initiator Ready This signal is driven low when the master is ready to complete the current data phase of the transaction. A data phase is completed on any clock when both IRDY# and TRDY# are sampled asserted
24	TRDY#	I/O	Target Ready This signal is driven low when the target is ready to complete the current data phase of the transaction. During a read, it indicates that valid data is asserted. During a write, it indicates the target is prepared to accept data
26	DEVSEL#	I/O	Device Select The DM9102A asserts the signal low when it recognizes its target address after FRAME# is asserted. As a bus master, the DM9102A will sample this signal that insures its



# DM9102A

Single Chip Fast Ethernet NIC Controller

			destination address of the data transfer is recognized by a target
27	STOP#	I/O	Stop This signal is asserted low by the target device to request the master device to stop the current transaction
30	PERR#	I/O	Parity Error The DM9102A as a master or slave will assert this signal low to indicate a parity error on any incoming data
31	SERR#	I/O	System Error This signal is asserted low when address parity is detected with enabled PCICS bit31 (detected parity error.) The system error asserts two clock cycles after the falling address if an address parity error is detected
33	PAR	I/O	Parity This signal indicates even parity across AD0~AD31 and C/BE0#~C/BE3# including the PAR pin. This signal is an output for the master and input for the slave device. It is stable and valid one clock after the address phase
2,20,34,48	C/BE3# C/BE2# C/BE1# C/BE0#	I/O	Bus Command/Byte Enable During the address phase, these signals define the bus command or the type of bus transaction that will take place. During the data phase these pins indicate which byte lanes contain valid data. C/BE0# applies to bit7-0 and C/BE3# applies to bit31-24
121,122,123,124,126,127, 128,1,6,7,10,11,13,14,16, 17,38,39,40,41,43,44,47, 49,50,51,54,55,56,57,59, 60	AD31~AD0	I/O	Address & Data These are multiplexed address and data bus signals. As a bus master, the DM9102A will drive address during the first bus phase. During subsequent phases, the DM9102A will either read or write data expecting the target to increment its address pointer. As a target, the DM9102A will decode each address on the bus and respond if it is the target being addressed

## 5.2 Boot ROM and EEPROM Interfaces

Pin No.	Pin Name	I/O	Description
128QFP/128LQFP			
62	MD0/EEDI	I	Boot ROM Data Input/EEPROM Data In This is a multiplexed pin used by EEDI and MD0. When boot ROM is selected, it acts as boot ROM data input, otherwise when no external PHY used, the DM9102A will read the contents of EEPROM serially through this pin
63,64,65,66,67,68,69	MD1~MD7	I	Boot ROM Data Input Bus MD1, MD2 and MD7 can be used as strap pins. See straps pin table for description
72	BPCS#/EECS	O	Boot ROM (active low) or EEPROM Chip Selection



# DM9102A

## Single Chip Fast Ethernet NIC Controller

73	MA0	O	Boot ROM Address Output Line/WOL Mode Selection This multiplexed pin acts as boot ROM address output bus during normal operation. When RST# is active, it is used to pull up or down externally through a resistor to select WOL High active or LOW active (WMODE) 0 = WOL high active (default) 1 = WOL low active
74	MA1	O	Boot ROM Address Output Signal
77	MA2	O	Boot ROM Address Output Signal
78	MA3/EEDO	O	Boot ROM Address Output/EEPROM Data Out This is a multiplexed pin used by MA3 and EEDO When the boot ROM is not active, the DM9102A uses this pin to serially write op-codes, addresses and data into the EEPROM
79	MA4/EECK	O	Boot ROM Address Output/EEPROM Serial Clock This is a multiplexed pin used by MA4 and EECK When the boot ROM is not active, the DM9102A uses this pin as the clock for the EEPROM data transfer
80	MA5	O	Boot ROM Address Output Signal/EEPROM Chip Select This is multiplexed pin used by MA4 and EECS When the DM9102A is configured to use external PHY mode, this pin is used as the EEPROM chip select
81,83,84,85	MA6~MA9	O	Boot ROM Address Output Bus
87	MA10/LINK&ACT#	O	Boot ROM Address Output Signal/Link & Active LED This pin represents the Boot ROM address bit 10 when at the time of boot ROM operation. When Boot ROM is not accessed, this pin acts as a led defined as LED Pins descriptions
88	MA11/FDX#	O	Boot ROM Address Output/Full-duplex LED This pin represents the Boot ROM address bit 11 when at the time of boot ROM operation. When Boot ROM is not accessed, this pin acts as a led defined as LED Pins descriptions
89	MA12 / SPEED100#	O	Boot ROM Address Output/ 100Mbps LED This pin represents the Boot ROM address bit 12 when at the time of boot ROM operation. When Boot ROM is not accessed, this pin acts as a led defined as LED Pins descriptions
90	MA13/SPEED10#	O	Boot ROM Address Output Signal/10Mbps LED This pin represents the Boot ROM address bit 13 when at the time of boot ROM operation. When Boot ROM is not accessed, this pin acts as a led defined as LED Pins descriptions
91,92,93,94	MA14~MA17	O	Boot ROM Address Output Bus



# DM9102A

Single Chip Fast Ethernet NIC Controller

### 5.3 LED Pins (Please refer to “Note: LED Mode” for details)

Pin No.	Pin Name	I/O	Description
128QFP/128LQFP			
87	LINK&ACT# / ACT#	O	LED Output Pin, Active Low mode 0 = Link and traffic LED. Active low to indicate normal link, and it will flash as a traffic LED when transmitting or receiving mode 1 = traffic LED only
88	FDX# / FDX#	O	LED Output Pin, Active Low mode 0 = Full duplex LED mode 1 = Full duplex LED
89	SPEED100# / SPEED100#	O	LED Output Pin, Active Low mode 0 = 100Mbps LED mode 1 = 100Mbps LED
90	SPEED10# / LINK#	O	LED Output Pin, Active Low mode 0 = 10Mbps LED mode 1 = Link LED

### 5.4 Network Interface

Pin No.	Pin Name	I/O	Description
128QFP/128LQFP			
105,106	RXI+ RX-	I	100M/10Mbps Differential Input Pair These two pins are differential receive input pair for 100BASE-TX and 10BASE-T. They are capable of receiving 100BASE-TX MLT-3 or 10BASE-T Manchester encoded data
109,110	TXO+ TXO-	O	100M/10Mbps Differential Output Pair These two pins are differential output pair for 100BASE-TX and 10BASE-T. This output pair provides controlled rise and fall times designed to filter the transmitter output

### 5.5 Miscellaneous Pins

Pin No.	Pin Name	I/O	Description
128QFP/128LQFP			
36	CLOCKRUN#	I/O, O/D	Clockrun# The clockrun# signal is used by the system to pause or slow down the PCI clock signal. It is used by the DM9102A to enable or disable suspension of the PCI clock signal or restart of the PCI clock. When the clockrun# signal is not used, this pin should be connected to an external pull-down resistor
71	TEST2	I	TEST Mode Control 2 In normal operation, this pin is pulled-high
75	TEST1	I	TEST Mode Control 1 In normal operation, this pin is pulled low
95	WOL	O	Wake Up Signal



# DM9102A

Single Chip Fast Ethernet NIC Controller

			The DM9102A can assert this pin if it detects link status change, or magic packet, or sample frame. The default is "normal low, active high pulse". The DM9102A also supports High/Low and Pulse/Level options
97	X2	O	Crystal feedback output pin used for crystal connection only Leave this pin open if oscillator is used
98	X1/OSC	I	Crystal or Oscillator Input (25MHZ±50ppm) 25MHz Oscillator or series-resonance, fundamental frequency crystal
102	BGRES	I	Bandgap Voltage Reference Resistor It connects to a 6.8KΩ, 1% error tolerance resistor between this pin and BGRESG pin to provide an accurate current reference for DM9102A (10Base-T/100Base-TX Application)
101	BGRESG	I	For Bandgap Circuit It is used together with the BGRES pin
116	ISOLATE#	I	Isolate This isolate signal is used to isolate the DM9102A from the system, and it is suitable for LAN on motherboard. When isolate signal is active low, it disables the DM9102A function and the DM9102A will not drive any outputs and sample inputs. In this case, the power consumption is minimum

## 5.6 Power Pins

Pin No.	Pin Name	I/O	Description
<b>128QFP/128LQFP</b>			
100,107,108	AGND	P	Analog Ground
103,104,111,112	AVDD	P	Analog Power, +3.3V
8,9,15,22,28,29,35,37,45, 46,58,76,86,99,125	DGND	P	Digital Ground
4,5,12,18,19,25,32,42,52, 53,61,70,82,96,120	DVDD	P	Digital Power, +3.3V

## 5.7 Note: LED Mode

Pin No.	Non-external MII mode		External MII mode	
	MODE 0	MODE 1	MODE 0	MODE 1
<b>128QFP/128LQFP</b>				
87	LINK&ACT# Link and traffic LED	ACT# Traffic LED	LINK&ACT# Link and traffic LED	ACT# Traffic LED
88	FDX# Full-duplex LED	FDX# Full-duplex LED	Non-LED	Non-LED
89	SPEED100# 100Mbps Link LED	SPEED100# 100Mbps Link LED	Non-LED	Non-LED
90	SPEED10# 10Mbps Link LED	LINK# Link LED	SPEED100# 100Mbps Link LED	SPEED100# 100Mbps Link LED

### 5.8 Note: Strap Pins

Strap pins table:

Where

H means pulled high

L means non pulled high

X means do not care

Pin No.	Pin name	Strap function
91,63,74	MA14,MD1, MA1	(L, L, X) = WOL is in pulse mode (Note 1) (L, H, X) = WOL is in level mode (Note 1) (H, X, L) = WOL is in pulse mode (Note 2) (H, X, H) = WOL is in level mode (Note 2)
91,64,92	MA14,MD2, MA15	(L, L, X) = PME is in pulse mode (Note 1) (L, H, X) = PME is in level mode (Note 1) (H, X, L) = PME is in pulse mode (Note 2) (H, X, H) = PME is in level mode (Note 2)
91,69,83	MA14, MD7, MA7	(L, L, X) = LED is in mode 0 (Note 1) (L, H, X) = LED is in mode 1 (Note 1) (H, X, L) = LED is in mode 0 (Note 2) (H, X, H) = LED is in mode 1 (Note 2)
73	MA0	L = WOL is active high, H = WOL is active low
85,84,81	MA9, MA8, MA6	(L, L, H) =Pin MD0 is also used as EEPROM data to DM9102A Pin ROMCS is also used as EEPROM chip select Others =Pin MA2 is also used as EEPROM data to DM9102A Pin MA5 is also used as EEPROM chip select

Note 1: If boot ROM is unused

Note 2: If boot ROM is used



## 6. Register Definition

### 6.1 PCI Configuration Registers

The definitions of PCI Configuration Registers are based on the PCI specification revision 2.2 and it provides the initialization and configuration information to operate the PCI interface in the DM9102A. All registers can be accessed

with byte, word, or double word mode. As defined in PCI specification 2.1, read accesses to reserve or unimplemented registers will return a value of "0." These registers are to be described in the following sections.

The default value of PCI configuration registers after reset.

Description	Identifier	Address Offset	Value of Reset
Identification	PCIID	00H	91021282H
Command & Status	PCICS	04H	02100000H*
Revision	PCIRV	08H	02000040H
Miscellaneous	PCILT	0CH	BIOS determine
I/O Base Address	PCIIO	10H	System allocate
Memory Base Address	PCIMEM	14H	System allocate
Reserved	——	18H - 28H	00000000H
Reserved	——	24H	00000000H
Subsystem Identification	PCISID	2CH	load from SROM
Expansion ROM Base Address	PCIROM	30H	00000000H
Capability Pointer	CAP_PTR	34H	00000050H
Reserved	——	38H	00000000H
Interrupt & Latency	PCIINT	3CH	System allocate bit7~0
Device Specific Configuration Register	PCIUSR	40H	00000000H**
Power Management Register	PCIPMR	50H	C0310001H**
Power Management Control & Status	PMCSR	54H	00000100H

\* It is written to 02100007H by most BIOS.

\*\* It may be changed from EEPROM in application.

### Key to Default

In the register description that follows, the default column takes the form <Reset Value>

Where :

<Reset Value>:

- 1 Bit set to logic one
- 0 Bit set to logic zero
- X No default value

<Access Type>:

RO = Read only

RW = Read/Write


R/C: means Read / Write & Write "1" for Clear.



# DM9102A



Single Chip Fast Ethernet NIC Controller

## 6.1.1 Identification ID (xxxxxx00H - PCIID)



Bit	Default	Type	Description
16:31	9102H	RO	The field identifies the particular device. Unique and fixed number for the DM9102A is 9102H. It is the product number assigned by DAVICOM
0:15	1282H	RO	This field identifies the manufacturer of the device. Unique and fixed number for Davicom is 1282H. It is a registered number from SIG

## 6.1.2 Command & Status (xxxxxx04H - PCICS)





# DM9102A

Single Chip Fast Ethernet NIC Controller

Bit	Default	Type	Description
31	0	R/C	Detected Parity Error The DM9102A samples the AD[0:31], C/BE[0:3]#, and the PAR signal to check parity and to set parity errors. In slave mode, the parity check falls on command phase and data valid phase (IRDY# and TRDY# both active). In master mode, the DM9102A will check each data phase, during a memory read cycle, for parity error. During a memory write cycle, if an error occurs, the PERR# signal will be driven by the target. This bit is set by the DM9102A and cleared by writing "1". There is no effect by writing "0"
30	0	R/C	Signal For System Error This bit is set when the SERR# signal is driven by the DM9102A. This system error occurs when an address parity is detected under the condition that bit 8 and bit 6 in command register below are set
29	0	R/C	Master Abort Detected This bit is set when the DM9102A terminates a master cycle with the master-abort bus transaction
28	0	R/C	Target Abort Detected This bit is set when the DM9102A terminates a master cycle due to a target-abort signal from other targets
27	0	R/C	Send Target Abort (0 for No Implementation) The DM9102A will never assert the target-abort sequence
26:25	01	R/C	DEVSEL Timing (01 Select Medium Timing) Medium timing of DEVSEL# means the DM9102A will assert DEVSEL# signal two clocks after FRAME# is sample "asserted"
24	0	R/C	Data Parity Error Detected This bit will take effect only when operating as a master and when a Parity Error Response Bit in command configuration register is set. It is set under two conditions: (i) PERR# asserted by the DM9102A in memory data read error (ii) PERR# sent from the target due to memory data write error
23	0	RO	Slave Mode Fast Back-To-Back Capable (0 for No Support) This bit is always reads "1" to indicate that the DM9102A is capable of accepting fast back-to-back transaction as a slave mode device
22	0	RO	User-Definable Feature Supported (0 for No Support)
21	0	RO	66 MHz (0 for No Capability)
20	1	RO	New Capability (1 For Good Capability) This bit indicates whether this function implements a list of extended capabilities such as PCI power management. When set this bit indicates the presence of New Capability. A value of 0 means that this function does not implement New Capability
19:10	0	RO	Reserved
9	0	RO	Master Mode Fast Back-To-Back (0 for No Support) The DM9102A does not support master mode fast back-to-back capability and will not generate fast back-to-back cycles
8	0	RW	SERR# Driver Enable/Disable This bit controls the assertion of SERR# signal output. The SERR# output will be asserted on detection of an address parity error and if both this bit




# DM9102A

Single Chip Fast Ethernet NIC Controller

			and bit 6 are set
7	0	RO	Address/Data Stepping (0 for No Stepping)
6	0	RW	Parity Error Response Enable/Disable Setting this bit will enable the DM9102A to assert PERR# on the detection of a data parity error and to assert SERR# for reporting address parity error
5	0	RO	VGA Palette Snooping (0 for No Support)
4	0	RO	Memory Write and Invalid (0 for No Implementation) The DM9102A only generates memory write cycle
3	0	RO	Special Cycles (0 for No Implementation)
2	1	RW	Master Device Capability Enable/Disable When this bit is set, DM9102A has the ability of master mode operation
1	1	RW	Memory Space Access Enable/Disable This bit controls the ability of memory space access. The memory access includes memory mapped I/O access and Boot ROM access. As the system boots up, this bit will be enabled by BIOS for Boot ROM memory access. While in normal operation, using memory mapped I/O access, this bit should be set by driver before memory access cycles
0	1	RW	I/O Space Access Enable/Disable This bit controls the ability of I/O space access. It will be set by BIOS after power on


### 6.1.3 Revision ID (xxxxxx08H - PCIRV)



Bit	Default	Type	Description
31:8	020000H	RO	Class Code (020000H) This is the standard code for Ethernet LAN controller
7:4	0100	RO	Revision Major Number This is the silicon-major revision number that will increase for the subsequent versions of the DM9102A
3:0	0000	RO	Revision Minor Number This is the silicon-minor revision number that will increase for the subsequent versions of the DM9102A




**6.1.4 Miscellaneous Function (xxxxxx0cH - PCILT)**




Bit	Default	Type	Description
31:24	00H	RO	Built In Self Test ( 00H means No Implementation)
23:16	00H	RO	Header Type ( 00H means single function with Predefined Header Type )
15:8	00H	RW	Latency Timer For The Bus Master The latency timer is guaranteed by the system and measured by clock cycles. When the FRAME# is asserted at the beginning of a master period by the DM9102A, the value will be copied into a counter and start counting down. If the FRAME# is de-asserted prior to count expiration, this value is meaningless. When the count expires before GNT# is de-asserted, the master transaction will be terminated as soon as the GNT# is removed While GNT# signal is removed and the counter is non-zero, the DM9102A will continue with its data transfers until the count expires. The system host will read MIN_GNT and MAX_LAT registers to determine the latency requirement for the device and then initialize the latency timer with an appropriate value The reset value of Latency Timer is determined by BIOS
7:0	00H	RO	Cache Line Size For Memory Read Mode Selection ( 00H means No Implementation For Use)

**6.1.5 I/O Base Address (xxxxxx10H - PCIIO)**




Bit	Default	Type	Description
31:7	Undefined	RW	PCI I/O Base Address This is the base address value for I/O accesses cycles. It will be compared to AD[31:7] in the address phase of bus command cycle for the I/O resource access
6:1	000000	RO	PCI I/O Range Indication It indicates that the minimum I/O resource size is 80h
0	1	RO	I/O Space Or Memory Space Base Indicator Determines that the register maps into the I/O space (= 1 Indicates I/O Base)

### 6.1.6 Memory Mapped Base Address (xxxxxx14H - PCIMEM)




Bit	Default	Type	Description
31:7	Undefined	R/W	PCI Memory Base Address This is the base address value for memory accesses cycles. It will be compared to the AD [31:7] in the address phase of bus command cycle for the Memory resource access
6:1	000000	RO	PCI Memory Range Indication It indicates that the minimum memory resource size is 80h
0	0	RO	I/O Space Or Memory Space Base Indicator Determines that the register maps into the memory space( = 0 Indicates Memory Base)

### 6.1.7 Subsystem Identification (xxxxxx2cH - PCISID)




Bit	Default	Type	Description
31:16	XXXXH	RO	Subsystem ID It can be loaded from EEPROM word 1
15:0	XXXXH	RO	Subsystem Vendor ID Unique number given by PCI SIG and loaded from EEPROM word 0

### 6.1.8 Expansion ROM Base Address (xxxxxx30 - PCIROM)



Bit	Default	Type	Description
31:10	00H	RW	ROM Base Address With 256K Boundary PCIROM bit17~10 are hardwired to 0, indicating ROM Size is up to 256K Size
9:1	000000000	RO	Reserved Bits Read As 0
0	0	RW	Expansion ROM Decoder Enable/Disable If this bit and the memory space access bit are both set to 1, the DM9102A will respond to its expansion ROM


### 6.1.9 Capabilities Pointer (xxxxxx34H - Cap\_Ptr)



Bit	Default	Type	Description
31:8	000000H	RO	Reserved
7:0	01010000	RO	Capability Pointer The Cap_Ptr provides an offset (default is 50H) into the function's PCI Configuration Space for the location of the first term in the Capabilities Linked List. The Cap_Ptr offset is double word aligned so the two least significant bits are always "0"s




**6.1.10 Interrupt & Latency Configuration (xxxxx3cH - PCIINT)**



Bit	Default	Type	Description
31:24	28H	RO	Maximum Latency Timer that can be sustained (Read Only and Read As 28H)
23:16	14H	RO	Minimum Grant Minimum Length of a Burst Period (Read Only and Read As 14H)
15:8	01H	RO	Interrupt Pin read as 01H to indicate INTA#
7:0	XXH	RW	Interrupt Line that is routed to the Interrupt Controller The value depends on mainboard


**6.1.11 Device Specific Configuration Register (xxxxx40H- PCIUSR)**



Bit	Default	Type	Description
31	0	RW	Device Specific Bit (sleep mode)
30	0	RW	Device Specific Bit (snooze mode)
29	0	RW	When set, enables Link Status Change Wake up Event
28	0	RW	When set, enables Sample Frame Wake up Event
27	0	RW	When set, enables Magic Packet Wake up Event
26	0	RO	When set, indicates the Link Change and the Link Status Change Event occurred
25	0	RO	When set, indicates the Sample Frame is received and the Sample Frame Event occurred
24	0	RO	When set, indicates the Magic Packet is received and the Magic packet Event occurred
23:16	00H	RO	Reserved Bits Read As 0
15:8	00H	RW	Device Specific
7:0	00H	RO	Reserved Bits Read As 0




**6.1.12 Power Management Register (xxxxxx50H~PCIPMR)**



Bit	Default	Type	Description
31:27	11000	RO	<p>PME_ Support</p> <p>This field indicates that the power states in which the function may assert PME#. A value of 0 for any bit indicates that the function is not capable of asserting the PME# signal while in that power state</p> <p>bit27 → PME# support D0  bit28 → PME# support D1  bit29 → PME# support D2  bit30 → PME# support D3(hot)  bit31 → PME# support D3(cold)</p> <p>DM9102A's bit31~27=11000 indicates PME# can be asserted from D3(hot) &amp; D3(cold)</p> <p>These bits can be load from EEPROM word 7 bit [7:3]</p>
26:25	00	RO	<p>Reserved (DM9102A not supports D1, D2)</p> <p>These two bits can be load from EEPROM word 7 bit [1:0]</p>
24:22	011	RO	<p>Aux_ Current</p> <p>This field reports the 3.3Vaux auxiliary current requirement for the PCI function. The default value of this field is 011 means 160mA and it can be loaded from EEPROM word 4 bit [15:13] if EEPROM word 4 bit [9] is 1</p>
21	1	RO	<p>A "1" indicates that the function requires a device specific initialization sequence following transition to the D0 uninitialized state</p> <p>This bit can be load from EEPROM word 7 bit [2]</p>
20	0	RO	Reserved
19	0	RO	<p>PME# Clock</p> <p>"0" indicates that no PCI clock is required for the function to generate PME#</p>
18:16	010	RO	<p>Version</p> <p>A default value of 010 indicates that this function complies with the Revision 1.1 of the PCI Power Management Interface Specification</p> <p>This value can be loaded from EEPROM word 4 bit [12:10] if EEPROM word 4 bit [9] is 1</p>
15:8	00H	RO	<p>Next Item Pointer</p> <p>The offset into the function's PCI Configuration Space pointing to the location of next item in the function's capability list is "00H"</p>
7:0	01H	RO	<p>Capability Identifier</p> <p>When "01H" indicates the linked list item as being the PCI Power Management Registers</p>



**6.1.13 Power Management Control/Status (xxxxxx54H~PMCSR)**



Bit	Default	Type	Description
31:16	0000H	RO	Reserved
15	0	RW/C	PME_Status This bit is set when the function would normally assert the PME# signal independent of the state of the PME_En bit. Writing a "1" to this bit will clear it. This bit defaults to "0" if the function does not support PME# generation from D3 (cold). If the function supports PME# from D3 (cold) then this bit is sticky and must be explicitly cleared by the operating system whenever the operating system is initially loaded
14:9	000000	RO	Reserved It means that the DM9102A does not support reporting power consumption
8	1	RW	PME_En Write "1" to enables the function to assert PME#, write "0" to disable PME# assertion This bit defaults to "0" if the function does not support PME# generation from D3 (cold) If the function supports PME# from D3(cold) then this bit is sticky and must be explicitly cleared by the operating system each time the operating system is initially loaded
7:2	000000	RO	Reserved
1:0	00	RW	This two bits field is both used to determine the current power state of a function and to set the function into a new power state. The definitions given below 00: D0 11: D3 (hot)



### 6.2 Control and Status Registers (CR)

The DM9102A implements 16 control and status registers, which can be accessed by the host. These CRs are double long word aligned. All CRs are set to their default values by

hardware or software reset unless otherwise specified. All Control and Status Registers with their definitions and offset from IO or memory Base Address are shown below:

Register	Description	Offset from CSR Base Address	Default value after reset
CR0	System Control Register	00H	DE000000H
CR1	Transmit Descriptor Poll Demand	08H	FFFFFFFFH
CR2	Receive Descriptor Poll Demand	10H	FFFFFFFFH
CR3	Receive Descriptor Base Address Register	18H	00000000H
CR4	Transmit Descriptor Base Address Register	20H	00000000H
CR5	Network Status Report Register	28H	FC000000H
CR6	Network Operation Mode Register	30H	02040000H
CR7	Interrupt Mask Register	38H	FFFE0000H
CR8	Statistical Counter Register	40H	00000000H
CR9	External Management Access Register	48H	000083F0H
CR10	Reserved	50H	FFFFFFFFH
CR11	Reserved	58H	FFFE0000H
CR12	PHY Status Register	60H	FFFFFFXXH
CR13	Sample Frame Access Register	68H	XXXXXX00H
CR14	Sample Frame Data Register	70H	Unpredictable
CR15	Watchdog And Jabber Timer Register	78H	00000000H

#### Key to Default

In the register description that follows, the default column takes the form:

<Reset Value>, <Access Type>

Where :

<Reset Value>:

- 1 Bit set to logic one
- 0 Bit set to logic zero
- X No default value

<Access Type>:

RO = Read only

RW = Read/Write

RW/C = Read/Write and Clear

WO = Write only

Reserved bits are shaded and should be written with 0.


Reserved bits are undefined on read access.

### 6.2.1 System Control Register (CR0)




Bit	Name	Default	Description
31:24	Reserved	DEH,RO	Reserved
25:22	Reserved	00,RO	Reserved
21	MRM	0,RW	Memory Read Multiple When set, the DM9102A will use memory read multiple command (C/BE3~0 1100) when it initialize the memory read burst transaction as a master device When reset, it will use memory read command (C/BE3 ~ 0 = 0110) for the same master operation
20:1	Reserved	0,RO	Reserved
0	SR	0,RW	Software Reset When set, the DM9102A will make a internal reset cycle. All consequent action to DM9102A2 should wait at least 32 PCI clock cycles to start and no necessary to reset this bit

### 6.2.2 Transmit Descriptor Poll Demand (CR1)




Bit	Name	Default	Description
31:0	TDP	FFFFFFFFH ,WO	Transmit Descriptor Polling Command Writing any value to this port will force DM9102A to poll the transmit descriptor. If the acting descriptor is not available, transmit process will return to suspend state. If the descriptor shows buffer available, transmit process will begin the data transfer

### 6.2.3 Receive Descriptor Poll Demand (CR2)




Bit	Name	Default	Description
31:0	RDP	FFFFFFFFH ,WO	Receive Descriptor Polling Command Writing any value to this port will force DM9102A to poll the receive descriptor. If the acting descriptor is not available, receive process will return to suspend state. If the descriptor shows buffer available, receive process will begin the data transfer

### 6.2.4 Receive Descriptor Base Address (CR3)



Bit	Name	Default	Description
31:0	RDBA	00000000H, RW	Receive Descriptor Base Address This register defines base address of receive descriptor-chain. The receive descriptor- polling command, after CR3 is set, will make DM9102A to fetch the descriptor at the Base-Address This is a working register, so the value of reading is unpredictable

### 6.2.5 Transmit Descriptor Base Address (CR4)



Bit	Name	Default	Description
31:0	TDBA	00000000H, RW	Transmit Descriptor Base Address This register defines base address of transmit descriptor-chain. The transmit descriptor- polling command after CR4 is set to make DM9102A fetch the descriptor at the Base-Address This is a working register, so the value of reading is unpredictable

### 6.2.6 Network Status Report Register (CR5)



Bit	Name	Default	Description																								
31:26	Reserved	000000,RO	Reserved																								
25:23	SBEB	000,RO	System Bus Error Bits These bits are read only and used to indicate the type of system bus fatal error. Valid only when System Bus Error is set. The mapping bits are shown below  <table style="margin-left: 40px;"> <thead> <tr> <th><u>Bit25</u></th> <th><u>Bit24</u></th> <th><u>Bit23</u></th> <th><u>Bus Error Type</u></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Parity error</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Master abort</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Slave abort</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>Reserved</td> </tr> </tbody> </table>	<u>Bit25</u>	<u>Bit24</u>	<u>Bit23</u>	<u>Bus Error Type</u>	0	0	0	Parity error	0	0	1	Master abort	0	1	0	Slave abort	0	1	1	Reserved	1	X	X	Reserved
<u>Bit25</u>	<u>Bit24</u>	<u>Bit23</u>	<u>Bus Error Type</u>																								
0	0	0	Parity error																								
0	0	1	Master abort																								
0	1	0	Slave abort																								
0	1	1	Reserved																								
1	X	X	Reserved																								
22:20	TXPS	000,RO	Transmit Process State These bits are read only and used to indicate the state of transmit process The mapping table is shown below																								



# DM9102A


Single Chip Fast Ethernet NIC Controller

			Bit22	Bit21	Bit20	Process State																																				
			0	0	0	Transmit process stopped																																				
			0	0	1	Fetch transmit descriptor																																				
			0	1	0	Move Setup Frame from the host memory																																				
			0	1	1	Move data from host memory to transmit FIFO																																				
			1	0	0	Close descriptor by clearing owner bit of descriptor																																				
			1	0	1	Waiting end of transmit																																				
			1	1	0	Transmit end and Close descriptor by writing status																																				
			1	1	1	Transmit process suspend																																				
19:17	RXPS	000,RO	Receive Process State These bits are read only and used to indicate the state of receive process. The mapping table is shown below <table border="1"> <thead> <tr> <th>Bit19</th> <th>Bit18</th> <th>Bit17</th> <th>Process State</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Receive process stopped</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Fetch receive descriptor</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Wait for receive packet under buffer available</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Move data from receive FIFO to host memory</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Close descriptor by clearing owner bit of descriptor</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Close descriptor by writing status</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Receive process suspended due to buffer unavailable</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Purge the current frame from received FIFO because of the unavailable received buffer</td> </tr> </tbody> </table>				Bit19	Bit18	Bit17	Process State	0	0	0	Receive process stopped	0	0	1	Fetch receive descriptor	0	1	0	Wait for receive packet under buffer available	0	1	1	Move data from receive FIFO to host memory	1	0	0	Close descriptor by clearing owner bit of descriptor	1	0	1	Close descriptor by writing status	1	1	0	Receive process suspended due to buffer unavailable	1	1	1	Purge the current frame from received FIFO because of the unavailable received buffer
Bit19	Bit18	Bit17	Process State																																							
0	0	0	Receive process stopped																																							
0	0	1	Fetch receive descriptor																																							
0	1	0	Wait for receive packet under buffer available																																							
0	1	1	Move data from receive FIFO to host memory																																							
1	0	0	Close descriptor by clearing owner bit of descriptor																																							
1	0	1	Close descriptor by writing status																																							
1	1	0	Receive process suspended due to buffer unavailable																																							
1	1	1	Purge the current frame from received FIFO because of the unavailable received buffer																																							
16	NIS	0,RW	Normal Interrupt Summary Normal interrupt includes any of the three conditions: CR5<0> – TXCI: Transmit Complete Interrupt CR5<2> – TXDU: Transmit Buffer Unavailable CR5<6> – RXCI: Receive Complete Interrupt																																							
15	AIS	0,RW	Abnormal Interrupt Summary Abnormal interrupt includes any interrupt condition as shown below, excluding Normal Interrupt conditions. They are TXPS (bit1), TXJT (bit3), TXFU (bit5), RXDU (bit7), RXPS (bit8), RXWT (bit9), SBE (bit13)																																							
14	Reserved	0,RO	Reserved																																							
13	SBE	0,RW	System Bus Error The PCI system bus errors will set this bit. The type of system bus error is shown in CR5<25:23>																																							
12:10	Reserved	0,RO	Reserved																																							
9	RXWT	0,RW	Receive Watchdog Timer Expired This bit is set to indicate that the receive watchdog timer has expired																																							
8	RXPS	0,RW	Receive Process Stopped This bit is set to indicate that the receive process enters the stopped state																																							
7	RXDU	0,RW	Receive Buffer Unavailable This bit is set when the DM9102A fetches the next receive descriptor that is still owned by the host. Receive process will be suspended until a new frame enters or the receive polling command is set																																							
6	RXCI	0,RW	Receive Complete Interrupt This bit is set when a received frame is fully moved into host memory and receive status has been written to descriptor. Receive process is still running and continues to fetch next descriptor																																							



5	TXFU	0,RW	Transmit FIFO Underrun This bit is set when transmit FIFO has underrun condition during the packet transmission. It may happen due to the heavy load on bus, receive process dominates in full-duplex operation, or transmit buffer unavailable before end of packet. In this case, transmit process is placed in the suspend state and underrun error TDES0<1> is set
4	Reserved	0,RO	Reserved
3	TXJT	0,RW	Transmit Jabber Expired This bit is set when the transmitted data is over 2048 byte Transmit process will be aborted and placed in the stop state. It also causes transmit jabber timeout TDES0<14> to assert
2	TXDU	0,RW	Transmit Buffer Unavailable This bit is set when the DM9102A fetches the next transmit descriptor that is still owned by the host. Transmit process will be suspended until the transmission polling command is set or auto-polling timer time-out
1	TXPS	0,RW	Transmit Process Stopped This bit is set to indicate transmit process enters the stopped state
0	TXCI	0,RW	Transmit Complete Interrupt This bit is set when a frame is fully transmitted and transmit status has been written to descriptor (the TDES1<31> is also asserted). Transmit process is still running and continues to fetch next descriptor

**6.2.7 Network Operation Mode Register (CR6)**



Bit	Name	Default	Description
30	RXA	0,RW	Receive All When set, all incoming packet will be received, regardless the destination address. The address match is checked according to the CR6<7>, CR6<6>, CR6<4>, CR6<2>, CR6<0>, and RDES0<30> will show this match
29	NPFIFO	0,RW	Set to not purge RX FIFO if RX buffer unavailable
28:26	Reserved	000,RO	Must be Zero
25	Reserved	1,RO	Must be One
24:23	Reserved	00,RO	Must be Zero
22	TXTM	1,RW	Transmit Threshold Mode When set, the transmit threshold mode is 10Mb/s. When reset, the threshold mode is 100Mb/s. This bit is used together with CR6<15:14> to decide the exact threshold level
21	SFT	0,RW	Store and Forward Transmit When set, the packet transmission from MAC will be started after a full frame has been moved from the host memory to transmit FIFO. When reset, the packet transmission's start will depend on the threshold value specified in CR6<15:14>
20	Reserved	0,RW	Reserved
19	Reserved	0,RW	Reserved



# DM9102A

Single Chip Fast Ethernet NIC Controller

18	External MII_Mode	1,RW	In external MII mode, use this bit to enable or disable internal PHY 1: Select external MII interface See page 60 for details																																				
17	Reserved	0,RO	Reserved																																				
16	1PKT	0,RW	One Packet Mode When this bit is set, only one packet is stored at TX FIFO																																				
15:14	TSB	0,RW	Threshold Bits These bits are set together with CR6 [22] and will decide the exact FIFO threshold level. The packet transmission will start after the data level exceeds the threshold value  <table border="1"> <thead> <tr> <th>Bit 22</th> <th>Bit15</th> <th>Bit14</th> <th>Threshold</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>128</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>256</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>512</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1024</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>64</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>128</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>192</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>256</td> </tr> </tbody> </table>	Bit 22	Bit15	Bit14	Threshold	0	0	0	128	0	0	1	256	0	1	0	512	0	1	1	1024	1	0	0	64	1	0	1	128	1	1	0	192	1	1	1	256
Bit 22	Bit15	Bit14	Threshold																																				
0	0	0	128																																				
0	0	1	256																																				
0	1	0	512																																				
0	1	1	1024																																				
1	0	0	64																																				
1	0	1	128																																				
1	1	0	192																																				
1	1	1	256																																				
13	TXSC	0,RW	Transmit Start/Stop Command When set, the transmit process will begin by fetching the transmit descriptor for available packet data to be transmitted (running state). If the fetched descriptor is owned by the host, transmit process will enter the suspend state and transmit buffer unavailable (CR5<2>) is set. Otherwise it will begin to move data from host to FIFO and transmit out after reaching threshold level When reset, the transmit process is placed in the stopped state after completing the transmission of the current frame																																				
12	FCM	0,RW	Force Collision Mode When set, the transmission process is forced to be the collision status. Meaningful only in the internal loopback mode																																				
11:10	LBM	0,RW	Loopback Mode These bits decide two loopback modes besides normal operation. External loopback mode expects transmitted data back to receive path and makes no collision detection  <table border="1"> <thead> <tr> <th>Bit11</th> <th>Bit10</th> <th>Loopback Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Normal</td> </tr> <tr> <td>0</td> <td>1</td> <td>Internal loopback</td> </tr> <tr> <td>1</td> <td>0</td> <td>Internal PHY digital loopback</td> </tr> <tr> <td>1</td> <td>1</td> <td>Internal PHY analog loopback</td> </tr> </tbody> </table>	Bit11	Bit10	Loopback Mode	0	0	Normal	0	1	Internal loopback	1	0	Internal PHY digital loopback	1	1	Internal PHY analog loopback																					
Bit11	Bit10	Loopback Mode																																					
0	0	Normal																																					
0	1	Internal loopback																																					
1	0	Internal PHY digital loopback																																					
1	1	Internal PHY analog loopback																																					
9	FDM	0,RW	Full-duplex Mode When internal PHY is selected, this bit is the status of full-duplex mode of internal PHY When external PHY is selected, set this bit to make the DM9102A operate in the full-duplex mode																																				
8	Reserved	0,RO	Must be Zero																																				



# DM9102A

Single Chip Fast Ethernet NIC Controller

7	PAM	0,RW	Pass All Multicast When set, any packet with a multicast destination address is received by the DM9102A. The packet with a physical address will also be filtered based on the filter mode setting
6	PM	0,RW	Promiscuous Mode When set, any incoming valid frame is received by the DM9102A, and no matter what the destination address is. The DM9102A is initialized to this mode after reset operation
5:4	Reserved	0,RO	Must be Zero
3	PBF	0,RW	Pass Bad Frame When set, the DM9102 is indicated that receiving the bad frames, including runt packets and truncated frames, is caused by the FIFO overflow. The bad frame also has to pass the address filtering if the DM9102A is not set in promiscuous mode
2	HOFM	0,RO	Hash-only Filter Mode This is a read-only bit and mapped from the set-up frame together with bit4,0 of CR6 It is set to indicate the DM9102A operate in a Hash-only Filtering Mode
1	RXRC	0,RW	Receive Start/Stop Command When set, receive process will begin by fetching the receive descriptor for available buffer to store the new-coming packet (placed in the running state). If the fetched descriptor is owned by the host (no descriptor is owned by the DM9102A), the receive process will enter the suspend state and receive buffer unavailable CR5<7> sets. Otherwise it runs to wait for the packet's income. When reset, receive process is placed in the stopped state after completing the reception of the current frame
0	HPFM	0,RO	Hash/Perfect Filter Mode This is a read only bit and mapped from the setup frame together with CR6<4>, and CR6<2>. When reset, the DM9102A does a perfect address filter of incoming frames according to the addresses specified in the setup frame. When set, the DM9102A does a imperfect address filtering for the incoming frame with a multicast address according to the hash table specified in the setup frame. The filtering mode (perfect / imperfect) for the frame with a physical address will depend on CR6<2>.

## 6.2.8 Interrupt Mask Register (CR7)



Bit	Name	Default	Description
16	NISE	0,RW	Normal Interrupt Summary Enable This bit is set to enable the interrupt for Normal Interrupt Summary. Normal interrupt includes three conditions: CR5<0> – TXCI: Transmit Complete Interrupt CR5<2> – TXDU: Transmit Buffer Unavailable CR5<6> – RXCI: Receive Complete Interrupt




# DM9102A

Single Chip Fast Ethernet NIC Controller

15	AISE	0,RW	Abnormal Interrupt Summary Enable This bit is set to enable the interrupt for Abnormal Interrupt Summary. Abnormal interrupt includes all interrupt conditions as shown below, excluding Normal Interrupt conditions. They are TXPS(bit1), TXJT(bit3), TXFU(bit5), RXDU(bit7), RXPS(bit8), RXWT(bit9), SBE(bit13).
14	Reserved	0,RO	Reserved
13	SBEE	0,RW	System Bus Error Enable When set together with CR7<15>, CR5<13>, it enables the interrupt for System Bus Error. The type of system bus error is shown in CR5<24:23>.
12:10	Reserved	0,RO	Reserved
9	RXWTE	0,RW	Receive Watchdog Timer Expired Enable When this bit and CR7<15>, (CR5<9> are set together, it enable the interrupt of the condition of the receive watchdog timer expired.
8	RXPSE	0,RW	Receive Process Stopped Enable When set together with CR7<15> and CR5<8>. This bit is set to enable the interrupt of receive process stopped condition.
7	RXDUE	0,RW	Receive Buffer Unavailable Enable When this bit and CR7<15>, CR5<7> are set together, it will enable the interrupt of receive buffer unavailable condition.
6	RXCIE	0,RW	Receive Complete Interrupt Enable When this bit and CR7<16>, CR5<6> are set together, it will enable the interrupt of receive process complete condition.
5	TXFUE	0,RW	Transmit FIFO Underrun Enable When set together with CR7<15>, CR5<5>, it will enable the interrupt of transmit FIFO underrun condition.
4	Reserved	0,RO	Reserved
3	TXJTE	0,RW	Transmit Jabber Expired Enable When this bit and CR7<15>, CR5<3> are set together, it enables the interrupt of transmit Jabber Timer Expired condition.
2	TXDUE	0,RW	Transmit Buffer Unavailable Enable When this bit and CR7<16>, CR5<2> are set together, the interrupt of transmit buffer unavailable is enabled.
1	TXPSE	0,RW	Transmit Process Stopped Enable When this bit is set together with CR7<15> and CR5<1>, it will enable the interrupt of the transmit process to stop
0	TXCIE	0,RW	Transmit Complete Interrupt Enable When this bit and CR7<16>, CR5<0> are set, the transmit interrupt is enabled.

## 6.2.9 Statistical Counter Register (CR8)



Bit	Name	Default	Description
31	ROCO	0,RO	Receive Overflow Counter Overflow This bit is set when the Purged Packet Counter (RXDU) has an overflow condition. It is a read only register bit.
30:25	Reserved	0,RO	Reserved



24:17	RXDU	0,RO	Receive Purged Packet Counter This is a statistic counter to indicate the purged received packet counts upon FIFO overflow.
16	RXPS	0,RO	Receive Missed Counter Overflow This bit is set when the Receive Missed Frame Counter (RXCI) has an overflow condition. It is a read only register bit.
15:7	Reserved	0,RO	Reserved
6:0	RXCI	0,RO	Receive Missed Frame Counter This is a statistic counter to indicate the Receive Missed Frame Count when there is a host buffer unavailable condition for receive process.

### 6.2.10 Management Access Register (CR9)



Bit	Name	Default	Description
31:22	Reserved	X,RO	Reserved
21	LES	0,RO	Load EEPROM status It is set to indicate the load of EEPROM is finished.
20	RLM	0,RW	Reload EEPROM It is set to reload the content of EEPROM.
19	MDIN	0,RO	MII Management Data_In This is a read-only bit to indicate the MDIO input data.
18	MRW	0,RW	MII Management Read/Write Mode Selection This bit defines the Read/Write Mode for MII management interface for PHY access.
17	MDOUT	0,RW	MII Management Data_Out This bit is used to generate the output data signal for the MDIO pin.
16	MDCLK	0,RW	MII Management Clock This bit is used to generate the output clock signal for the MDC pin.
15	Reserved	1,RO	Reserved. Must be One.
14	Reserved	0,RO	Reserved
13	Reserved	0,RO	Reserved
12	Reserved	0,RW	Reserved
11	ERS	0,RW	EEPROM Selected This bit is set to select the EEPROM access for memory interface.
10	Reserved	1,RW	Reserved
9:8	Reserved	1,RO	Reserved. Must be One
7:4	Reserved	FH,RO	Reserved
3	CRDOUT	0,RW	Data_Out from EEPROM This bit is set to reflect the signal status of EEDI pin when EEPROM mode is selected.



# DM9102A

Single Chip Fast Ethernet NIC Controller

2	CRDIN	0,RW	Data_In to EEPROM This bit is set to generate the output signal to EEDO pin when EEPROM mode is selected.
1	CRCLK	0,RW	Clock to EEPROM This bit is set to generate the output clock to EECLK pin when EEPROM mode is selected.
0	CRCS	0,RW	Chip_Select to EEPROM This bit is set to generate the output signal to EECS pin when EEPROM mode is selected.

## 6.2.11 PHY Status Register (CR12)



Bit	Name	Default	Description
31:9	Reserved	0	Reserved
8	GEPC	X,RW	GEPD Bits Control In initialization, this bit is set and the unique "80h" must be written to the GEPD(7:0). After initialization, this bit is reset and it controls the functional mode of GEPD in bit0~7.
7	GEPD(7)	X,RW	General PHY Reset Control It must be set to "1" if CR12<8> is set. When CR12<8> is reset, write "1" to this bit will reset the PHY of the DM9102A.
6:0	GEPD(6:0)	XXXXXXXX ,RW	General PHY Status When CR12<8> is set at initialization, it operates the only write operation and write the unique "0000000" to these seven bits. After initialization, CR12<8> is reset, write operation is meaningless and read these seven bits to indicate the PHY status. These status bits are shown below. bit 6: Current Media Link Status bit 5: Signal Detection bit 4: RX-lock bit 3: Internal PHY Link status (the same as bit2 of PHY Register) bit 2: Full-duplex bit 1: Speed 100Mbps link bit 0: Speed 10Mbps link

## 6.2.12 Sample Frame Access Register (CR13) (reference to Power Management section)



Register	General definition	bit8 ~ 3	R/W
TxFIFO	Transmit FIFO access port	32H	R/W
RxFIFO	Receive FIFO access port	35H	R/W



DiagReset	General reset for diagnostic pointer port	38H	W
-----------	---	-----	---

**6.2.13 Sample Frame Data Register (CR14)** (reference to Power Management section)



**6.2.14 Watchdog and Jabber Timer Register (CR15)**



Bit	Name	Default	Description
31:16	Reserved	0,RO	Reserved
15	TXPM	0,RW	Transmit pause packet condition control 1 = Indicate Transmit pause packet either CR15<11> or CR15<12> is set. 0 = Indicate Transmit pause packet both CR15<11> and CR15<12> are set.
14	TXP0	0,RW	Transmit pause packet Set to Transmit pause packet with pause timer = 0000h, this bit will be cleared if packet had transmitted.
13	TXPF	0,RW	Transmit pause packet Set to Transmit pause packet with pause timer = FFFFh, this bit will be cleared if packet had transmitted.
12:11	Reserved	0,RO	Reserved
10	FLCE	0,RW	Flow Control Enable Set to enable the decode of the pause packet.
9	RXPS	0,R/C	The latched status of the decode of the pause packet.
8	Reserved	0,RO	Reserved.
7	RXPCS	0,RO	The decode of the pause packet.
6	VLAN	0,RW	VLAN length Capability Enable It is set to enable the VLAN length mode.
5	TWDR	0,RW	Time Interval of Watchdog Release This bit is used to select the time interval between receive Watchdog timer expiration until re-enabling of the receive channel. When this bit is set, the time interval is 40~48-bit time. When this bit is reset, it is 16~24 bits time.
4	TWDE	0,RW	Watchdog Timer Disable When set, the Watchdog Timer is disabled. Otherwise it is enabled.
3:1	Reserved	0,RO	Reserved
0	TJE	0,RW	Transmit Jabber Disable When set, the transmit Jabber is disabled. Otherwise it is enabled.



### 6.3 PHY Management Register Set

Offset	Register Name	Description	Default value after reset
0	BMCR	Basic Mode Control Register	3100H
1	BMSR	Basic Mode Status Register	7809H
2	PHYIDR1	PHY Identifier Register #1	0181H
3	PHYIDR2	PHY Identifier Register #2	B841H
4	ANAR	Auto-Negotiation Advertisement Register	01E1H
5	ANLPAR	Auto-Negotiation Link Partner Ability Register	0000H
6	ANER	Auto-Negotiation Expansion Register	0000H
7-15	Reserved	Reserved	0000H
10H	DSCR	DAVICOM Specified Configuration Register	0410H
11H	DSCSR	DAVICOM Specified Configuration/Status Register	F010H
12H	10BTCSR	10BASE-T Configuration/Status Register	7802H
Others	Reserved	Reserved for future use, do not read/write to these Registers	0000H

#### Key to Default

In the register description that follows, the default column takes the form:

<Reset Value>, <Access Type> / <Attribute(s)>

Where :

<Reset Value>:

- 1 Bit set to logic one
- 0 Bit set to logic zero
- X No default value
- (PIN#) Value latched in from pin # at reset

<Access Type>:

- RO = Read only
- RW = Read/Write

<Attribute (s)>:

- SC = Self clearing
- P = Value permanently set
- LL = Latching low
- LH = Latching high

**6.3.1 Basic Mode Control Register (BMCR) – 0**

Bit	Name	Default	Description
0.15	Reset	0, RW/SC	Reset: 1=Software reset 0=Normal operation This bit sets the status and controls the PHY registers of the DM9102A to their default states. This bit, which is self-clearing, will keep returning a value of one until the reset process is completed
0.14	Loopback	0, RW	Loopback: 1=Loop-back enabled 0=Normal operation When in 100Mbps operation mode, setting this bit may cause the descrambler to lose synchronization and produce a 720ms "dead time" before any valid data appear at the MII receive outputs
0.13	Speed Selection	1, RW	Speed Select: 1=100Mbps 0=10Mbps Link speed may be selected either by this bit or by Auto-negotiation. When Auto-negotiation is enabled and bit 12 is set, this bit will return Auto-negotiation selected media type.
0.12	Auto-negotiation Enable	1, RW	Auto-negotiation Enable: 1= Auto-negotiation enabled: bit 8 and 13 will be in Auto-negotiation status 0= Auto-negotiation disabled: bit 8 and 13 will determine the link speed and mode
0.11	Power Down	0, RW	Power Down: Setting this bit will power down the whole chip except crystal / oscillator circuit. 1=Power Down 0=Normal Operation
0.10	Reserved	0,RO	Reserved. Write as 0, ignore on read.
0.9	Restart Auto-negotiation	0,RW/SC	Restart Auto-negotiation: 1= Restart Auto-negotiation. Re-initiates the Auto-negotiation process. When Auto-negotiation is disabled (bit 12 of this register cleared), this bit has no function and it should be cleared. This bit is self-clearing and it will keep returning a value of 1 until Auto-negotiation is initiated by the DM9102A. The operation of the Auto-negotiation process will not be affected by the management entity that clears this bit. 0= Normal Operation
0.8	Duplex Mode	1,RW	Duplex Mode: 1= Full Duplex operation. Duplex selection is allowed when Auto-negotiation is disabled (bit 12 of this register is cleared). With Auto-negotiation enabled, this bit reflects the duplex capability selected by Auto-negotiation. 0= Normal operation
0.7	Collision Test	0,RW	Collision Test: 1= Collision Test enabled. When set, this bit will cause the COL signal to be asserted in response to the assertion of TX_EN. 0= Normal Operation
0.6:0.0	Reserved	<0000000>, RO	Reserved. Write as 0, ignore on read



### 6.3.2 Basic Mode Status Register (BMSR) – 1

Bit	Name	Default	Description
1.15	100BASE-T4	0,RO/P	100BASE-T4 Capable: 1=DM9102A is able to perform in 100BASE-T4 mode 0=DM9102A is not able to perform in 100BASE-T4 mode
1.14	100BASE-TX Full Duplex	1,RO/P	100BASE-TX FULL DUPLEX CAPABLE: 1= DM9102A is able to perform 100BASE-TX in Full Duplex mode 0= DM9102A is not able to perform 100BASE-TX in Full Duplex mode
1.13	100BASE-TX Half Duplex	1,RO/P	100BASE-TX Half Duplex Capable: 1=DM9102A is able to perform 100BASE-TX in Half Duplex mode 0=DM9102A is not able to perform 100BASE-TX in Half Duplex mode
1.12	10BASE-T Full Duplex	1,RO/P	10BASE-T Full Duplex Capable: 1=DM9102A is able to perform 10BASE-T in Full Duplex mode 0=DM9102A is not able to perform 10BASE-T in Full Duplex mode
1.11	10BASE-T Half Duplex	1,RO/P	10BASE-T Half Duplex Capable: 1=DM9102A is able to perform 10BASE-T in Half Duplex mode 0=DM9102A is not able to perform 10BASE-T in Half Duplex mode
1.10-1.7	Reserved	0000,RO	Reserved: Write as 0, ignore on read
1.6	MF Preamble Suppression	0,RO	MII Frame Preamble Suppression: 1=PHY will accept management frames with preamble suppressed 0=PHY will not accept management frames with preamble suppressed
1.5	Auto-negotiation Complete	0,RO	Auto-negotiation Complete: 1=Auto-negotiation process completed 0=Auto-negotiation process not completed
1.4	Remote Fault	0,RO/LH	Remote Fault: 1= Remote fault condition detected (cleared on read or by a chip reset). Fault criteria and detection method is DM9102A specific implementation. This bit will set after the RF bit in the ANLPPAR (bit 13, register address 05) is set 0= No remote fault condition detected
1.3	Auto-negotiation Ability	1,RO/P	Auto Configuration Ability: 1=DM9102A is able to perform Auto-negotiation 0=DM9102A is not able to perform Auto-negotiation
1.2	Link Status	0,RO/LL	Link Status: 1=Valid link established (for either 10Mbps or 100Mbps operation) 0=Link not established The link status bit is implemented with a latching function, so that the occurrence of a link failure condition causes the Link Status bit to be cleared and remain cleared until it is read via the management interface
1.1	Jabber Detect	0,RO/LH	Jabber Detect: 1=Jabber condition detected 0=No jabber This bit is implemented with a latching function. Jabber conditions will set this bit unless it is cleared by a read to this register through a management interface or a DM9102A reset. This bit works only in 10Mbps mode
1.0	Extended Capability	1,RO/P	Extended Capability: 1=Extended register capability 0=Basic register capability only



### 6.3.3 PHY Identifier Register #1 (PHYIDR1) – 2

The PHY Identifier Register#1 and Register#2 work together in a single identifier of the DM9102A. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.

Bit	Name	Default	Description
2.15-2.0	OUI_MSB	<0181H>, RO/P	OUI Most Significant Bits: This register stores bit 3 to 18 of the OUI (00606E) to bit 15 to 0 of this register respectively. The most significant two bits of the OUI are ignored (the IEEE standard refers to these as bit 1 and 2)

### 6.3.4 PHY Identifier Register #2 (PHYIDR2) - 3

Bit	Name	Default	Description
3.15-3.10	OUI_LSB	<101110>, RO/P	OUI Least Significant Bits: Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this register respectively
3.9-3.4	VNDR_MDL	<000100>, RO/P	Vendor Model Number: Six bits of vendor model number mapped to bit 9 to 4 (most significant bit to bit 9)
3.3-3.0	MDL_REV	<0001>, RO/P	Model Revision Number: Four bits of vendor model revision number mapped to bit 3 to 0 (most significant bit to bit 3)

### 6.3.5 Auto-negotiation Advertisement Register (ANAR) – 4

This register contains the advertised abilities of this DM9102A device as they will be transmitted to its link partner during Auto-negotiation.

Bit	Name	Default	Description
4.15	NP	0,RO/P	Next Page Indication: 0=No next page available 1=Next page available The DM9102A has no next page, so this bit is permanently set to 0
4.14	ACK	0,RO	Acknowledge: 1=Link partner ability data reception acknowledged 0=Not acknowledged The DM9102A's Auto-negotiation state machine will automatically control this bit in the outgoing FLP bursts and set it at the appropriate time during the Auto-negotiation process. Software should not attempt to write to this bit.
4.13	RF	0, RW	Remote Fault: 1=Local Device senses a fault condition 0=No fault detected
4.12-4.11	Reserved	00, RW	Reserved: Write as 0, ignore on read
4.10	FCS	0, RW	Flow Control Support: 1=Controller chip supports flow control ability 0=Controller chip doesn't support flow control ability
4.9	T4	0, RW	100BASE-T4 Support: 1=100BASE-T4 supported by the local device 0=100BASE-T4 not supported The DM9102A does not support 100BASE-T4 so this bit is 0 permanently



# DM9102A

Single Chip Fast Ethernet NIC Controller

4.8	TX_FDX	1, RW	100BASE-TX Full Duplex Support: 1=100BASE-TX Full Duplex supported by the local device
4.7	TX_HDX	1, RW	100BASE-TX Support: 1=100BASE-TX supported by the local device 0=100BASE-TX not supported
4.6	10_FDX	1, RW	10BASE-T Full Duplex Support: 1=10BASE-T Full Duplex supported by the local device 0=10BASE-T Full Duplex not supported
4.5	10_HDX	1, RW	10BASE-T Support: 1=10BASE-T supported by the local device 0=10BASE-T not supported
4.4-4.0	Selector	<00001>, RW	Protocol Selection Bits: These bits contain the binary encoded protocol selector supported by this node. <00001> indicates that this device supports IEEE 802.3 CSMA/CD.

### 6.3.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 5

This register contains the advertised abilities of the link partner when received during Auto-negotiation.

Bit	Name	Default	Description
5.15	NP	0, RO	Next Page Indication: 1= Link partner, next page available 0= Link partner, no next page available
5.14	ACK	0, RO	Acknowledge: 1=Link partner ability data reception acknowledged 0=Not acknowledged The DM9102A's Auto-negotiation state machine will automatically control this bit from the incoming FLP bursts. Software should not attempt to write to this bit.
5.13	RF	0, RO	Remote Fault: 1=Remote fault is indicated by link partner 0=No remote fault is indicated by link partner
5.12-5.10	Reserved	000, RO	Reserved: Write as 0, ignore on read
5.9	T4	0, RO	100BASE-T4 Support: 1=100BASE-T4 is supported by the link partner 0=100BASE-T4 is not supported by the link partner
5.8	TX_FDX	0, RO	100BASE-TX Full Duplex Support: 1=100BASE-TX Full Duplex supported by the link partner 0=100BASE-TX Full Duplex not supported by the link partner
5.7	TX_HDX	0, RO	100BASE-TX Support: 1=100BASE-TX Half Duplex supported by the link partner 0=100BASE-TX Half Duplex not supported by the link partner
5.6	10_FDX	0, RO	10BASE-T Full Duplex Support: 1=10BASE-T Full Duplex supported by the link partner 0=10BASE-T Full Duplex not supported by the link partner
5.5	10_HDX	0, RO	10BASE-T Support: 1=10BASE-T Half Duplex supported by the link partner 0=10BASE-T Half Duplex not supported by the link partner
5.4-5.0	Selector	<00000>, RO	Protocol Selection Bits: Link partner's binary encoded protocol selector



**6.3.7 Auto-negotiation Expansion Register (ANER) – 6**

Bit	Name	Default	Description
6.15-6.5	Reserved	0, RO	Reserved: Write as 0, ignore on read
6.4	PDF	0, RO/LH	Local Device Parallel Detection Fault: PDF=1: A fault detected via parallel detection function. PDF=0: No fault detected via parallel detection function
6.3	LP_NP_ABLE	0, RO	Link Partner Next Page Able: LP_NP_ABLE=1: Link partner, next page available LP_NP_ABLE=0: Link partner, no next page
6.2	NP_ABLE	0,RO/P	Local Device Next Page Able: NP_ABLE=1: DM9102A, next page available NP_ABLE=0: DM9102A, no next page DM9102A does not support this function, so this bit is always 0.
6.1	PAGE_RX	0, RO/LH	New Page Received: A new link of code-word page received. This bit will be automatically cleared when the register (Register 6) is read by management
6.0	LP_AN_ABLE	0, RO	Link Partner Auto-negotiation Able: A "1" in this bit indicates that the link partner supports Auto-negotiation.

**6.3.8 DAVICOM Specified Configuration Register (DSCR) – 10H**

Bit	Name	Default	Description
16.15:16.10	Reserved	000001,RW	Reserved
16.9:16.8	Reserved	00, RO	Reserved
16.7	F_LINK_100	0, RW	Force Good Link in 100Mbps: 1 = Force 100Mbps good link status 0 = Normal 100Mbps operation This bit is useful for diagnostic purposes.
16.6:16.5	Reserved	00,RW	Reserved
16.4	RPDCTR_EN	1,RW	Reduced Power Down Control Mode: This bit is used to enable automatic reduced power down 1 = Enable automatic reduced power down 0 = Disable automatic reduced power down
16.3	SMRST	0,RW	Reset State Machine: When writes 1 to this bit, all state machines of PHY will be reset. This bit is self-clear after reset is completed.
16.2	MFPS	0,RW	MF Preamble Suppression Control: MII frame preamble suppression control bit 1 = MF preamble suppression bit on 0 = MF preamble suppression bit off
16.1	SLEEP	0,RW	Sleep Mode: Writing a 1 to this bit will cause PHY entering the Sleep mode and power down all circuit except oscillator and clock generator circuit. When waking up from Sleep mode (write this bit to 0), the configuration will go back to the state before sleep; but the state machine will be reset
16.0	RLOUT	0,RW	Remote Loop out Control: When this bit is set to 1, the received data will loop out to the transmit channel. This is useful for testing bit error rate



### 6.3.9 DAVICOM Specified Configuration and Status Register (DSCSR) – 11H

Bit	Name	Default	Description																																																		
17.15	100FDX	1, RO	100M Full Duplex Operation Mode: After Auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 100Mbps Full Duplex mode. The software can read bit[15:12] to see which mode is selected after Auto-negotiation. This bit is invalid when it is not in the Auto-negotiation mode.																																																		
17.14	100HDX	1, RO	100M Half Duplex Operation Mode: After Auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 100Mbps Half Duplex mode. The software can read bit[15:12] to see which mode is selected after Auto-negotiation. This bit is invalid when it is not in the Auto-negotiation mode.																																																		
17.13	10FDX	1, RO	10M Full Duplex Operation Mode: After Auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 10Mbps Full Duplex mode. The software can read bit[15:12] to see which mode is selected after Auto-negotiation. This bit is invalid when it is not in the Auto-negotiation mode.																																																		
17.12	10HDX	1, RO	10M Half Duplex Operation Mode: After Auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 10Mbps Half Duplex mode. The software can read bit[15:12] to see which mode is selected after Auto-negotiation. This bit is invalid when it is not in the Auto-negotiation mode.																																																		
17.11-17.10	Reserved	00, RO	Reserved:																																																		
17.9	Reserved	0, RW	Reserved: Write as 0, ignore on read																																																		
17.8-17.4	PHYAD[4:0]	00001, RW	PHY Address Bit 4:0: The first PHY address bit transmitted or received is the MSB of the address (bit 4). A station management entity connected to multiple PHY entities must know the appropriate address of each PHY. A PHY address of <00000> will cause the isolate bit of the BMCR (bit 10, Register Address 00) to be set.																																																		
17.3-17.0	ANMB[3:0]	0000, RO	Auto-negotiation Monitor Bits: These bits are for debug only. The Auto-negotiation status will be written to these bits. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>b3</th> <th>b2</th> <th>b1</th> <th>b0</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>In IDLE state</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>Ability match</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Acknowledge match</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>Acknowledge match fail</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Consistency match</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Consistency match fail</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>Parallel detects signal_link_ready</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>Parallel detects signal_link_ready fail</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>Auto-negotiation completed successfully</td> </tr> </tbody> </table>	b3	b2	b1	b0		0	0	0	0	In IDLE state	0	0	0	0	Ability match	0	0	1	0	Acknowledge match	0	0	1	1	Acknowledge match fail	0	1	0	0	Consistency match	0	1	0	1	Consistency match fail	0	1	1	0	Parallel detects signal_link_ready	0	1	1	1	Parallel detects signal_link_ready fail	1	0	0	0	Auto-negotiation completed successfully
b3	b2	b1	b0																																																		
0	0	0	0	In IDLE state																																																	
0	0	0	0	Ability match																																																	
0	0	1	0	Acknowledge match																																																	
0	0	1	1	Acknowledge match fail																																																	
0	1	0	0	Consistency match																																																	
0	1	0	1	Consistency match fail																																																	
0	1	1	0	Parallel detects signal_link_ready																																																	
0	1	1	1	Parallel detects signal_link_ready fail																																																	
1	0	0	0	Auto-negotiation completed successfully																																																	



### 6.3.10 10BASE-T Configuration/Status (10BTCSRCSR) – 12H

Bit	Name	Default	Description
18.15	Reserved	0, RO	Reserved: Write as 0, ignore on read
18.14	LP_EN	1, RW	Link Pulse Enable: 1=Transmission of link pulses enabled 0=Link pulses disabled, good link condition forced This bit is valid only in 10Mbps operation.
18.13	HBE	1,RW	Heartbeat Enable: 1=Heartbeat function enabled 0=Heartbeat function disabled When the DM9102A is configured for Full Duplex operation, this bit will be ignored (the collision/heartbeat function is invalid in Full Duplex mode). It must set to be 1.
18.12	SQUELCH	1, RW	Squelch Enable 1 = normal squelch 0 = low squelch
18.11	JABEN	1, RW	Jabber Enable: Enables or disables the Jabber function when the DM9102A is in 10BASE-T Full Duplex or 10BASE-T Transceiver Loopback mode 1= Jabber function enabled 0= Jabber function disabled
18.10	Reserved	0,RW	Reserved
18.9-18.2	Reserved	0, RO	Reserved
18.1	Reserved	1,RW	Reserved
18.0	Reserved	0,RO	Reserved

## 7. Functional Description

### 7.1 System Buffer Management

#### 7.1.1 Overview

The data buffers for reception and the transmission of data reside in the host memory. They are directed by the descriptor list that is located in another region of the host memory. All actions for the buffer management are operated by the DM9102A in conjunction with the driver. The data structures and processing algorithms are described in the following text.

#### 7.1.2 Data Structure and Descriptor List

There are two types of buffers that reside in the host memory, the transmit buffer and the receive buffer. The buffers are composed of many distributed regions in the host memory. They are linked together and controlled by the

descriptor lists that reside in another region of the host memory. The descriptor list is a Chain structure. The content of each descriptor includes pointer to the buffer, count of the buffer, command and status for the packet to be transmitted or received. Each descriptor list starts from the address setting of CR3 (receive descriptor base address) and CR4 (transmit descriptor base address). Refer to Figure 7-1.

#### 7.1.3 Buffer Management – Chain Structure Method

As the Chain structure depicted below, each descriptor contains two pointers, one point to a single buffer and the other to the next descriptor chained. The first descriptor is chained to the last descriptor under host driver's control. With this structure, a descriptor can be allocated anywhere in host memory and is chained to the next descriptor.





Figure 7-1

#### 7.1.4 Descriptor List: Buffer Descriptor Format

##### (a). Receive Descriptor Format


Each receive descriptor has four double word entries and may be read or written by the host or the DM9102A. The

descriptor format is shown below with a detailed functional description.



**Receive Descriptor Format**

**RDES0:**




**OWN: Owner bit of received status**

1=owned by DM9102, 0=owned by host  
This bit should be reset after packet reception is completed.  
The host will set this bit after received data is removed.

**AUN: Received address unmatched.**

**FL: Frame Length**  
Frame length indicates total byte count of received packet.



This word-wide content includes status of received frame. They are loaded after the received buffer that belongs to the corresponding descriptor is full. All status bits are valid only when the last descriptor (End Descriptor) bit is set.

It is set to indicate the received frame has the size smaller than 64 bytes. It is valid only when ED is set and FOE is reset.

**Bit 15: ES, Error Summary**

It is set for the following error conditions:  
Descriptor Unavailable Error (DUE =1), Runt Frame (RF=1), Excessive Frame Length (EFL=1), Late Collision Seen (LCS=1), CRC error (CE=1), FIFO Overflow error (FOE=1). Valid only when ED is set.

**Bit 10: MF, Multicast Frame**

It is set to indicate the received frame has a multicast address. It is valid only when ED is set.

**Bit 9: BD, Begin Descriptor**

This bit is set for the descriptor indicating the start of a received frame.

**Bit 14: DUE, Descriptor Unavailable Error**

It is set when the frame is truncated due to the buffer unavailable. It is valid only when ED is set.

**Bit 8: ED, End Descriptor**

This bit is set for descriptor to indicate the end of a received frame.

**Bit 13,12: LBOM, Loopback Operation Mode**

These two bits show the received frame is derived from:  
00 — Normal  
01 — Internal loopback  
10 — Internal PHY digital loopback  
11 — Internal PHY analog loopback

**Bit 7: EFL, Excessive Frame Length**

It is set to indicate the received frame length exceeds 1518 bytes. Valid only when ED is set.

**Bit 6: LCS: Late Collision Seen**

It is set to indicate a late collision found during the frame reception. Valid only when ED is set.

**Bit 11: RF, Runt Frame**



# DM9102A

Single Chip Fast Ethernet NIC Controller

### Bit 5: FT, Frame Type

It is set to indicate the received frame is the Ethernet-type. It is reset to indicate that the received frame is the IEEE802.3-type. Valid only when ED is set

### Bit 4: RWT, Receive Watchdog Time-Out

It is set to indicate the received watchdog time-out during the frame reception. CR5<9> will also be set. Valid only when ED is set.

### Bit 3: PLE, Physical Layer Error

It is set to indicate a physical layer error found during the frame reception.

### Bit 2: AE, Alignment Error

It is set to indicate the received frame ends with a non-byte boundary.


### Bit 1: CE, CRC Error

It is set to indicate the received frame ends with a CRC error. Valid only when ED is set.

### Bit 0: FOE, FIFO Overflow Error

This bit is valid only when End Descriptor is set. (ED = 1). It is set to indicate a FIFO overflow error happens during the frame reception.

### RDES1: Descriptor Status and Buffer Size



**Bit 24:** Must be 1.

### Bit 10-0: Buffer Length

Indicates the size of the buffer.

### RDES2: Buffer Starting Address

Indicates the physical starting address of buffer. This address must be double word aligned.



### RDES3: Next descriptor Address


Indicates the physical starting address of the chained descriptor under the Chain descriptor structure. This address must be eight-word aligned.



### (b). Transmit Descriptor Format

Each transmit descriptor has four double word content and may be read or written by the host or by the DM9102A.

The descriptor format is shown below with detailed description



**Transmit Descriptor Format**




**TDES0: Owner Bit with Transmit Status**

**Bit 31: OWN,**

1=owned by DM9102A, 0=owned by host, this bit should be set when the transmitting buffer is filled with data and ready

to be transmitted. It will be reset by DM9102A after transmitting the whole data buffer.



This word wide content includes status of transmitted frame. They are loaded after the data buffer that belongs to the corresponding descriptor is transmitted.

**Bit 15: ES, Error Summary**

It is set for the following error conditions: Transmit Jabber Time-out (TXJT=1), Loss of Carrier (LOC=1), No Carrier (NC=1), Late Collision (LC=1), Excessive Collision (EC=1), FIFO Underrun Error (FUE=1).

**Bit 14: TXJT, Transmit Jabber Time Out**

It is set to indicate the transmitted frame is truncated due to transmit jabber time out condition. The transmit jabber time out interrupt CR5<3> is set.

**Bit 11: LOC, Loss of Carrier**

It is set to indicate the loss of carrier during the frame transmission. It is not valid in internal loopback mode.

**Bit 10: NC, No Carrier**

It is set to indicate that no carrier signal from transceiver is found. It is not valid in internal loopback mode.

**Bit 9: LC, Late Collision**

It is set to indicate a collision occurs after the collision window of 64 bytes. Not valid if FUE is set.

**Bit 8: EC, Excessive collision**

It is set to indicate that the transmission is aborted due to 16 excessive collisions.

**Bit 7: Reserved**

This bit is 0 when read.



# DM9102A

Single Chip Fast Ethernet NIC Controller

### Bits 6-3: CC, Collision Count

These bits show the number of collision before transmission. Not valid if excessive collision bit is also set.

### Bit 2: Reserved

This bit is 0 when read.


### Bit 1: FUE, FIFO Underrun Error

It is set to indicate that the transmission aborted due to transmit FIFO underrun condition.

### Bit 0: DF, Deferred

It is set to indicate that the frame is deferred before ready to transmit.

### TDES1: Transmit buffer control and buffer size



### Bit 31: CI, Completion Interrupt

It is set to enable transmit interrupt after the present frame has been transmitted. It is valid only when TDES1<30> is set or when it is a setup frame.

### Bit 30: ED, Ending Descriptor

It is set to indicate the pointed buffer contains the last segment of a frame.

### Bit 29: BD, Begin Descriptor

It is set to indicate the pointed buffer contains the first segment of a frame.

### Bit 28: FMB1, Filtering Mode Bit 1

This bit is used with FMB0 to indicate the filtering type when the present frame is a setup frame.

### Bit 27: SETF, Setup Frame

It is set to indicate the current frame is a setup frame.

### Bit 26: CAD, CRC Append Disable

It is set to disable the CRC appending at the end of the transmitted frame. Valid only when TDES1<29> is set.

### Bit 24: CE, Chain Enable

Must be "1".

### Bit 23: PD, Padding Disable

This bit is set to disable the padding field for a packet shorter than 64 bytes.

### Bit 22: FMB0, Filtering Mode Bit 0

This bit is used with FMB1 to indicate the filtering type when the present frame is a setup frame.

FMB1	FMB0	Filtering Type
0	0	Perfect Filtering
0	1	Hash Filtering
1	0	Inverse Filtering
1	1	Hash-Only Filtering.

### Bit 10-0: Buffer 1 length

Indicates the size of buffer in Chain type structure.

### TDES2: Buffer Starting Address indicates the physical starting address of buffer.



### TDES3: Address indicates the next descriptor starting address

Indicates the physical starting address of the chained descriptor under the Chain descriptor structure. This address must be eight-word alignment.



## 7.2 Initialization Procedure

After hardware or software reset, transmit and receive processes are placed in the state of STOP. The DM9102A can accept the host commands to start operation. The general procedure for initialization is described below:

- (1) Read/write suitable values for the PCI configuration registers.
- (2) Write CR3 and CR4 to provide the starting address of each descriptor list.
- (3) Write CR0 to set global host bus operation parameters.
- (4) Write CR7 to mask causes of unnecessary interrupt.
- (5) Write CR6 to set global parameters and start both receive and transmit processes. Receive and transmit processes will enter the running state and attempt to acquire descriptors from the respective descriptor lists.
- (6) Wait for any interrupt.

### 7.2.1 Data Buffer Processing Algorithm

The data buffer process algorithm is based on the cooperation of the host and the DM9102A. The host sets CR3 (receive descriptor base address) and CR4 (transmit descriptor base address) for the descriptor list initialization. The DM9102A will start the data buffer transfer after the descriptor polling and get the ownership. For detailed processing procedure, please see below.

### 7.2.2 Receive Data Buffer Processing

Refer to Figure 7-2. The DM9102A always attempts to acquire an extra descriptor in anticipation of the incoming frames. Any incoming frame size covers a few buffer regions and descriptors. The following conditions satisfy the descriptor acquisition attempt:

When start/stop receive sets immediately after being placed in the running state.


When the DM9102A begins writing frame data to a data buffer pointed to by the current descriptor and the buffer ends before the frame ends.

When the DM9102A completes the reception of a frame and the current receiving descriptor is closed.

When receive process is suspended due to no free buffer for the DM9102A and a new frame is received.

When receive polling demand is issued. After acquiring the free descriptor, the DM9102A processes the incoming frame and places it in the acquired descriptor's data buffer.

When the whole received frame data has been transferred, the DM9102A will write the status information to the last descriptor. The same process will repeat until it encounters a descriptor flagged as being owned by the host. If this occurs, receive process enters the suspended state and waits the host to service




Receive Buffer Management State Transition  
**Figure 7-2**

### 7.2.3 Transmit Data Buffer Processing

Refer to Figure 7-3. When start/stop transmit command is set and the DM9102A is in running state, transmit process polls transmit descriptor list for frames requiring transmission. When it completes a frame transmission, the status related to the transmitted frame will be written into the transmit descriptor. If the DM9102A detects a descriptor flagged as owned by the host and no transmit buffers are available, transmit process will be suspended. While in the running state, transmit process can simultaneously acquire two frames. As transmit process completes copying the first

frame, it immediately polls transmit descriptor list for the second frame. If the second frame is valid, transmit process copies the frame before writing the status information of the first frame.

Both conditions will make transmit process suspend. (i) The DM9102A detects a descriptor owned by the host. (ii) A frame transmission is aborted when a locally induced error is detected. Under either condition, the host driver has to service the condition before the DM9102A can resume.



Transmit Buffer Management State Transition

**Figure 7-3**

## 7.3 Network Function

### 7.3.1 Overview

This chapter will introduce the normal state machine operation and MAC layer management like collision back-off algorithm. In transmit mode, the DM9102A initiates a DMA cycle to access data from a transmit buffer. It prefaces the data with the preamble, the SFD pattern, and it appends a 32-bit CRC. In receive mode, the data is de-serialized by receive mechanism and is fed into the internal FIFO. For detailed process, please see below.

### 7.3.2 Receive Process and State Machine

#### a. Reception Initiation

As a preamble being detected on receive data lines, the DM9102A synchronizes itself to the data stream during the preamble and waits for the SFD. The synchronization process is based on byte boundary and the SFD byte is 10101011. If the DM9102A receives a 00 or a 11 after the first 8 preamble bits and before receiving the SFD, the reception process will be terminated.

#### b. Address Recognition

After initial synchronization, the DM9102A will recognize the 6-byte destination address field. The first bit of the destination address signifies whether it is a physical address (=0) or a multicast address (=1). The DM9102A filters the frame based on the node address of receive address filter setting. If the frame passes the filter, the subsequent serial data will be delivered into the host memory.

#### c. Frame Decapsulation

The DM9102A checks the CRC bytes of all received frames before releasing the frame along with the CRC to the host processor.

### 7.3.3 Transmit Process and State Machine

#### a. Transmission Initiation

Once the host processor prepares a transmit descriptor for the transmit buffer, the host processor signals the DM9102A to take it. After the DM9102A has been notified of this transmit list, the DM9102A will start to move the data bytes from the host memory to the internal transmit FIFO. When the transmit FIFO is adequately filled to the programmed threshold level, or when there is a full frame buffered into the

transmit FIFO, the DM9102A begins to encapsulate the frame. The transmit encapsulation is performed by the transmit state machine, which delays the actual transmission onto the network until the network has been idle for a minimum inter frame gap time.

#### b. Frame Encapsulation

The transmit data frame encapsulation stream consists of two parts: Basic frame beginning and basic frame end. The former contains 56 preamble bits and SFD, the later, FCS. The basic frame read from the host memory includes the destination address, the source address, the type/length field, and the data field. If the data field is less than 46 bytes, the DM9102A will pad the frame with pattern up to 46 bytes.

#### c. Collision

When concurrent transmissions from two or more nodes occur (termed; collision), the DM9102A halts the transmission of data bytes and begins a jam pattern consisting of AAAAAAAAAA. At the end of the jam transmission, it begins the backoff wait time. If the collision was detected during the preamble transmission, the jam pattern is transmitted after completing the preamble. The backoff process is called truncated binary exponential backoff. The delay is a random integer multiple of slot times. The number of slot times of delay before the N<sup>th</sup> retransmission attempt is chosen as a uniformly distributed random integer in the range:

$$0 \leq r < 2^k$$
$$k = \min(n, N) \text{ and } N=10$$

### 7.3.4 Physical Layer Overview:

The DM9102A provides 100M/10Mbps dual port operation. It provides a direct interface either to Unshielded Twisted pair Cable UTP5 for 100BASE-TX Fast Ethernet, or UTP5/UTP3 Cable for 10BASE-T Ethernet. In physical level operation, it consists of the following blocks:

- PCS
- Clock generator
- NRE/NREI, MLT-3 encoder/decoder and driver
- MANCHESTER encoder/decoder
- 10BASE-T filter and driver


## 7.4 Serial Management Interface

The serial management interface uses a simple, two-wired serial interface to obtain and control the status of PHY management register set through an MDC and MDIO. The Management Data Clock (MDC) is equipped with a maximum clock rate of 2.5MHz, while Management Data Input /Output (MDIO) works as a bi-directional, shared by up to 32 devices.


In read/write operation, the management data frame is 64-bit long start with 32 contiguous logic one bits (preamble)

synchronization clock cycles on MDC. The Start of Frame Delimiter (SFD) is indicated by a <01> pattern followed by the operation code (OP):<10> indicates Read operation and <01> indicates Write operation. For read operation, a 2-bit turnaround (TA) fielding between Register Address field and Data field is provided for MDIO to avoid contention. "Z" stands for the state of high impedance. Following turnaround time, a 16-bit data is read from or written onto management registers.

### 7.4.1 Management Interface - Read Frame Structure



### 7.4.2 Management Interface - Write Frame Structure



## 7.5 Power Management

### 7.5.1 Overview

The DM9102A supports power management mechanism. It complies with the ACPI Specification Rev 1.0, the Network Device Class Power Management Specification Rev 1.0, and the PCI Bus Power Management Interface Specification Rev 1.0. In addition, it also supports the Wake-On LAN (WOL) which is the feature of the AMD's Magic Packet™ technology. With this function, it can wakeup a remote sleeping station.

### 7.5.2 PCI Function Power Management States

The DM9102A supports PCI function power states D0, D3(hot), D3(cold), and does not support D1, D2 states. In addition, PCI signals PME# (power management event, open drain) to pin A19 of the standard PCI connector.

**D0:** normal & fully functional state

**D3 (hot):** For controller, configuration space, that can be accessed and wake up on LAN circuit, can be enabled. PME# operational circuit is active, full function is supported to detect the wake up Frame & Link status. Because of functions in D3(hot) must respond to configuration space accesses as long as power and clock are supplied so that they can be returned to D0 state by software.

**D3 (cold):** If Vcc is removed from a PCI device, all of its PCI functions transition immediately to D3(cold), no bus transaction is active without pci\_clk condition and wake up on LAN operation should be alive. PME# operational circuit is active. Full function is supported under auxiliary power to detect the wake-up Frame & Link status. When power restored, PCI RST# must be asserted and functions will return to D0 with a full PCI Spec. 2.2 compliant power-on reset sequence. The power required in D3(cold) must be provided by some auxiliary power source.

### 7.5.3 The Power Management Operation

It complies with the PCI Bus Power Management Interface Specification Rev. 1.0. The Power Management Event (PME#) signal is an optional open drain, active low signal that is intended to be driven low by a PCI function to request a change in its current power management state and/or to indicate that a power management event has occurred.

The PME# signal has been assigned to pin A19 of the standard PCI Connector configuration. The assertion and de-assertion of PME# is asynchronous to the PCI clock.

Software will enable its use by setting the PME\_En bit in the PMCSR (write 1 to PMCSR<8>). When a PCI function generates or detects an event that requires the system to change its power state, the function will assert PME#. It must continue to assert PME# until software either clears the PME\_En bit (PMCSR<8> is set to 0) or clears the PME\_Status bit in the PMCSR (write 1 to PMCSR<15>).

DM9102A supports three main categories of network device wake up events specified in Network Device Class Power Management Rev1.0. That is, the DM9102A can monitor the network for a Link Change, Magic Packet or a Wake-up Frame and notify the system by generating PME# if any of the three events occurs. Programming the PCIUSR (offset = 40h) can select the PME# event, and writing 1 to PMCSR<15> will clear the PME#.

#### a. Detect Network Link State Change

Any link status change will set the wake up event.

1. Writes 1 into PMCSR<15>(54h) to clear previous PME# status
2. Writes 1 into PMCSR<8> to enable PME# function
3. Writes 1 into PCIUSR<29> to enable the link status change function

#### b. Active Magic Packet Function

Could be optionally enabled from EEPROM contents. Send a setup frame with a magic node address at first filter address using perfect address filtering mode.

1. Writes 1 into PMCSR<15> to clear previous PME status
2. Writes 1 into PMCSR<8> to enable PME# function
3. Writes 1 into PCIUSR<27> to enable magic packet function.

#### c. Active the Sample Frame Function

Could be optionally enabled from PCIUSR<28>. Sample frame data and corresponding byte mask are loaded into transmit FIFO & receive FIFO before entering D3(hot). The software driver has to stop the TX/RX process before setting the sample frame and byte mask into the FIFO. Transmit &



# DM9102A

## Single Chip Fast Ethernet NIC Controller

receive FIFO can be accessed from CR13 & CR14 by programming CR6<28:25> = 0011.


The operational sequence from D0 to D3 should be:  
 Stop TX/RX process → wait for entering stop state → set test mode, CR6<28:25> = 0011 → programming FIFO contents → exit test mode → enter D3 (hot) state

The sample of frame data comparison is completed when the received frame data has exceeded the programmed frame length or when the full packet has been fully received. The operation procedure is shown below.

DM9102A can handle 8 sample frames. The max byte count is 128 byte each sample frame.

bit1	bit0	description
0	0	this byte don't care
0	1	this byte musk check
1	0	this byte don't care
1	1	end of mask(sample frame)

Frame mask definition: only used bit0&bit1 per byte



### CR13: Sample Frame Access Register

Name	General definition	Bit8:3	Type
TxFIFO	Transmit FIFO access port	32h	R/W
RxFIFO	Receive FIFO access port	35h	RW
DiagReset	General reset for diagnostic pointer port	38h	RW

In DiagReset port there are 7 bits:

- Bit 0: Clear TX FIFO write\_ address to 0
- Bit 1: Clear TX FIFO read\_ address to 0
- Bit 2: Clear RX FIFO write\_ address to 0
- Bit 3: Clear RX FIFO read\_ address to 0

- Bit 4: Reserved
- Bit 5: Set TX FIFO write\_ address to 080H
- Bit 6: Set RX FIFO write\_ address to 080H



## 7.6 Sample Frame Programming Guide:

1. Enter the sample frame access mode  
Let CR6<28:25>=0011
2. Reset the TX/RX FIFO, write pointer to offset 0  
Write 38H to CR13<8:3>  
Write 01h to CR14 (reset)  
Write 00h to CR14 (clear)
3. Write the sample frame 0-3 data to RX FIFO  
Write 35H to CR13<8:3>  
Write xxxxxxxh to CR14 (Frame1~3 first byte)  
Write xxxxxxxh to CR14 (Frame1~3 second byte)  
:  
:  
Repeat write until all frame data written to RX FIFO
4. Reset RX FIFO, write pointer to offset 080H  
Write 38H to CR13<8:3>  
Write 40H to CR14 (reset)  
Write 00H to CR14 (clear)
5. Write the sample frame 4-7 to RX FIFO  
Write 35H to CR13<8:3>  
Write xxxxxxxh to CR14 (Frame4~7 first byte)  
Write xxxxxxxh to CR14 (Frame4~7 second byte)  
:  
:
6. Write the sample frame 0-3 mask to TX FIFO  
Write 32H to CR13<8:3>  
Write xxxxxxxh to CR14 (Frame0~3 first mask byte)  
Write xxxxxxxh to CR14 (Frame0~3 second mask byte)  
:  
:  
Repeat write until all frame mask which is written to TX FIFO
7. Reset TX FIFO, write pointer to offset 080H  
Write 38H to CR13<8:3>  
Write 20H to CR14 (reset)  
Write 00H to CR14 (clear)
8. Write the sample frame 4-7 mask to TX FIFO  
Write 32H to CR13<8:3>  
Write xxxxxxxh to CR14 (Frame4~7 first mask byte)  
Write xxxxxxxh to CR14 (Frame4~7 second mask byte)  
:  
:  
Repeat write until all frame mask is written to TX FIFO

## 7.7 Serial ROM Overview

The first 13 words of Configuration ROM (EEPROM) are loaded into the DM9102A after power-on-reset for the

settings of the power management, system ID and Ethernet address. The format of the SROM is as followed

The format of EEPROM

Field Name	Word Offset	Word Size
Subsystem Vendor ID	0	1
Subsystem ID	1	1
Reserved	2	2
NCE and Auto_load_control	4	1
PCI Vendor ID	5	1
PCI Device ID	6	1
PMCSR and PMC	7	1
Reserved	8	2
Ethernet Address	10	3

If bit6=1, WOL is LEVEL signal.


### 7.7.1 Subsystem ID Block

Every card has a Subsystem ID to indicate the information of system vendor. The content will be transferred into the PCI configuration space 2CH.

### 7.7.2 Vendor ID

Vendor ID & Device ID can be set in EEPROM content & auto-loaded to PCI configuration register after reset.(default value = 1282H, 9102H) This function must be selectable for enable by Auto\_Load\_Control (word offset 04 bit[3:0] of EEPROM).

### 7.7.3 Word Offset (04): Auto\_Load\_Control



Bit3~0: "1010" to enable auto-load of PCI Vendor\_ID & Device\_ID.


Bit7~4: "1X1X" to enable auto-load of NCE, PME & PMC & PMCSR to PCI configuration space. Bit 4 and 6 are used to control the polarity and pulse mode of the WOL pin.

If bit4 = 0, WOL is Active HIGH.

If bit4=1, WOL is Active LOW

If bit6 = 0, WOL is PULSE signal


### 7.7.4 Byte Offset (09): New\_Capabilities\_Enable



Bit0: Directly mapping to bit20 (New Capabilities) of the PCICS

If Bit1=1, Bit [4:2] mapping to bit [18:16] of the PCIPMR and Bit [7:5] mapping to bit [24:22] of the PCIPMR.


### 7.7.5 Byte Offset (14): PMC



Bit7~3: Directly mapping to bit[31:27] of the PCIPMR.

Bit2~0: Directly mapping to bit[21,26:25] of the PCIPMR.

### 7.7.6 Byte Offset (15):



Bit7~4: Reserved

Bit3: Set to disable the output of PME# pin.

Bit2: Set to disable the output of WOL pin.

Bit1: Set to enable the link change wake up event.

Bit0: Set to enable the Magic packet wake up event.



# DM9102A

Single Chip Fast Ethernet NIC Controller

## 7.7.7 Word Offset (10~12): Ethernet Address

Address 5 = EEPROM Word 12 high byte

- Address 3 = EEPROM Word 11 high byte
- Address 4 = EEPROM Word 12 low byte
- Address 0 = EEPROM Word 10 low byte
- Address 1 = EEPROM Word 10 high byte
- Address 2 = EEPROM Word 11 low byte

## 7.7.8 Example of DM9102A SRAM Format

Total Size: 128 Bytes

Field Name	Offset (Bytes)	Size (Bytes)	Value (Hex)	Commentary
Sub-Vendor ID	0	2	1282H	ID Block
Sub-Device ID	2	2	9102H	
Reserved1	4	4	00000000	
Auto_Load_Control	8	1	00	Auto-load function definition: Bit 3~0 = 1010 → Auto-Load PCI Vendor ID/Device ID enabled Bit 7~4 = 1x1x → Auto-Load NCE, PMC/PMCSR enabled
New_Capabilities_Enable (NCE)	9	1	00	Please refer to DM9102A Spec.
PCI Vendor ID	10	2	1282H	If Auto-Load PCI Vendor ID/Device ID function disabled, the PCI Vendor ID/Device ID will use the default values (1282H, 9102H).
PCI Device ID	12	2	9102H	
Power Management Capabilities (PMC)	14	1	00	Please refer to DM9102A Spec.
Power Management Control/Status (PMCSR)	15	1	00	Please refer to DM9102A Spec.
Reserved2	16	4	00	
IEEE Network Address	20	6	-	Controller Info Header
Driver area	26	102	-	For software driver

### 7.8 External MII Interface

DM9102A provides one external MII interface sharing with all the pins with Boot ROM interface. This external MII interface can be connected with external PHYceiver such as Home Networking PHYceiver or other future technology

applications. This external MII interface can be set up by hardware and software. The setup methods are listed as below:

	Test 1 (pin 75)	Test 2 (pin 71)	Clkrun# (pin 36)	MA8 (pin 84)	MA9 (pin 85)
<b>Normal Operation</b>	0	1	X	X	X
<b>External MII mode</b>	0	0	0	0	1/0
<b>Internal Test mode</b>	1	X	X	X	X

**Note 1**

**Note 1:** External MII mode

MA9 = 1 (pulled high): only external PHY is selected.

MA9 = 0 & MII\_Mode = 1: Select external PHY

MA9 = 0 & MII\_Mode = 0: Select internal PHY

Where MII\_Mode is the bit 18 of CR6.

#### 7.8.1 The Sharing Pin Table

(o): output, (i): input, (b): bi-direction

Pin	Normal Operation	External MII Interface
	Boot ROM interface	External MII interface
		MA8 = 0
62	MD0/DI	MII_TXD3 (o)
63	MD1	MII_TXD2 (o)
64	MD2	MII_TXD1 (o)
65	MD3	MII_RXER (i)
66	MD4	MII_RXDV (i)
67	MD5	MII_RXD1 (i)
68	MD6	MII_RXD2 (i)
69	MD7	MII_MDIO (b)
72	ROMCS	MII_MDC (o)
73	MA0	PHY_rstb(o)
74	MA1	MII_RXD (i)
77	MA2	EEDI (i)
78	MA3/DO	EEDO (o)
79	MA4/CK	EECK (o)
80	MA5	EECS (o)
81	MA6	MII_COL (i)
83	MA7	MII_TXCLK (i)
84	MA8	MII_TXEN (o)
85	MA9	MII_TXD0 (o)
87	MA10/TRF	TRFLED
88	MA11/FDX	OSC20 (o)
89	MA12/100	Link (I)
90	MA13/10	SPD100
91	MA14	MII_CRS (i)
92	MA15	MII_RXCLK (i)
93	MA16	MII_RXD0 (i)
94	MA17	PHY_rstb (o)

Where NC is no connection

Pin88 is 20MHz clock output for external PHY (such as DM9801)

Pin89 is link status input from external PHY for power management changed event and reflect at CR12 bit6.



## 8. DC and AC Electrical Characteristics

### 8.1 Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit	Conditions
DVDD,AVDD	Supply Voltage	-0.3	3.6	V	
V <sub>IN</sub>	DC Input Voltage (V <sub>IN</sub> )	-0.5	5.5	V	
V <sub>OUT</sub>	DC Output Voltage (V <sub>OUT</sub> )	-0.3	3.6	V	
T <sub>A</sub>	Ambient Temperature Range	0	70	°C	
T <sub>c</sub>	Case Temperature Range	0	85	°C	@ T <sub>A</sub> = 70°C
T <sub>stg</sub>	Storage Temperature Rang (T <sub>stg</sub> )	-65	150	°C	
LT	Lead Temp. (TL, Soldering, 10 sec.)	---	220	°C	For DM9102AF
LT	Lead Temp. (TL, Soldering, 10 sec.)	---	235	°C	For DM9102AE

### 8.2 Operating Conditions (V<sub>DD</sub> = 3.3V, GND = 0V; T<sub>A</sub> = 25°C)

Symbol	Parameter	Min.	Max.	Unit	Conditions
DVDD,AVDD	Supply Voltage	3.135	3.465	V	
PD (Power Dissipation)	100BASE-TX	---	93	mA	3.3V
	100BASE-TX IDLE	---	91	mA	3.3V
	10BASE-T TX	---	99	mA	3.3V
	10BASE-T IDLE	---	40	mA	3.3V
	Auto-negotiation	---	51	mA	3.3V
	Power Reduced Mode (without cable)	---	29	mA	3.3V
	Power-Down Mode	---	12	mA	3.3V

### Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated

in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**8.3 DC Electrical Characteristics**

(T<sub>A</sub> = 25°C, 3.135V < AV<sub>DD</sub>, DV<sub>DD</sub> < 3.465V, unless otherwise noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
<b>Inputs</b>						
V <sub>IL</sub>	Input Low Voltage	-	-	0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	-	-	V	
I <sub>IL</sub>	Input Low Leakage Current	---	-	5	μA	V <sub>IN</sub> = 0V
I <sub>IH</sub>	Input High Leakage Current	5	-	-	μA	V <sub>IN</sub> = 3.3V
<b>Outputs</b>						
V <sub>OL</sub>	Output Low Voltage	-	-	0.4	V	I <sub>OL</sub> = 4mA
V <sub>OH</sub>	Output High Voltage	2.4	-	-	V	I <sub>OH</sub> = -4mA
<b>Receiver</b>						
V <sub>ICM</sub>	RX+/RX- Common mode Input Voltage	---	1.2	-	V	100 Ω Termination Across
<b>Transmitter</b>						
V <sub>TD100</sub>	100TX+/- Differential Output Voltage	1.9	2.0	2.1	V	Peak to Peak
V <sub>TD10</sub>	10TX+/- Differential Output Voltage	4.4	5	5.6	V	Peak to Peak
I <sub>TD100</sub>	100TX+/- Differential Output Current	19	20	21	mA	Absolute Value
I <sub>TD10</sub>	10TX+/- Differential Output Current	44	50	56	mA	Absolute Value


## 8.4 AC Electrical Characteristics & Timing Waveforms

### 8.4.1 PCI Clock Specifications Timing




Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
tR	PCI_CLK Rising Time	-	-	4	ns	-
tF	PCI_CLK Falling Time	-	-	4	ns	-
tCYCLE	Cycle Time	25	30	-	ns	-
tHIGH	PCI_CLK High Time	12	-	-	ns	-
tLOW	PCI_CLK Low Time	12	-	-	ns	-

### 8.4.2 Other PCI Signals Timing Diagram




Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
tVAL	Clk-To-Signal Valid Delay	2	-	13	ns	Cload = 50 pF
tON	Float-To-Active Delay From Clk	2	-	-	ns	-
tOFF	Active-To-Float Delay From Clk	-	-	28	ns	-
tSU	Input Signal Valid Setup Time Before Clk	7	-	-	ns	-
tH	Input Signal Hold Time From Clk	0	-	-	ns	-

### 8.4.3 Boot ROM Timing



Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
tRC	Read Cycle Time	-	50	-	PCI clock	-
tCBAD	Bus Command to First Address Delay	-	18	-	PCI clock	-
T1ADL	First Address Length	-	8	-	PCI clock	-
T2ADL	Second Address Length	-	8	-	PCI clock	-
T3ADL	Third Address Length	-	8	-	PCI clock	-
T4ADL	Fourth Address Length	-	7	-	PCI clock	-
tADTD	End of Address to TrDY Active	-	1	-	PCI clock	-

### 8.4.4 EEPROM Read Timing



Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
tECKC	Serial ROM Clock EECK Period	64	-	-	PCI clock	-
tECSC	Read Cycle Time	1792	-	-	PCI clock	-
tCSKD	Delay from ROMCS High to EECK High	28	-	-	PCI clock	-
tEDSP	Setup Time of EEDO to EECK	24	-	-	PCI clock	-

### 8.4.5 TP Interface

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
tTR/F	100TX+/- Differential Rise/Fall Time	3.0	-	5.0	ns	
tTM	100TX+/- Differential Rise/Fall Time Mismatch	0	-	0.5	ns	
tTDC	100TX+/- Differential Output Duty Cycle Distortion	0	-	0.5	ns	
tT/T	100TX+/- Differential Output Peak-to-Peak Jitter	0	-	1.4	ns	
XOST	100TX+/- Differential Voltage Overshoot	0	-	5	%	


### 8.4.6 Oscillator/Crystal Timing

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
tCKC	OSC Cycle Time	39.998	40	40.002	ns	+/-50ppm
TPWH	OSC Pulse Width High	16	20	24	ns	
TPWL	OSC Pulse Width Low	16	20	24	ns	

### 8.4.7 Auto-negotiation and Fast Link Pulse Timing Parameters

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
t1	Clock/Data Pulse Width	-	100	-	ns	
t2	Clock Pulse To Data Pulse Period	55.5	62.5	69.5	us	DATA = 1
t3	Clock Pulse To Clock Pulse Period	111	125	139	us	
t4	FLP Burst Width	-	2	-	ms	
t5	FLP Burst To FLP Burst Period	8	16	24	ms	
-	Clock/Data Pulses in a Burst	17		33	#	

### 8.4.8 Fast Link Pulses



## 9. Application Notes

### 9.1 Network Interface Signal Routing

Place the transformer as close as possible to the RJ-45 connector. Place all the 50Ω resistors as close as possible to the DM9102A RX± and TX± pins. Traces routed from RX± and TX± to the transformer should run in close pairs directly to the transformer. The designer should be careful not to cross the transmit and receive pairs. As always, vias should be avoided as much as possible. The network interface should be void of any signals other than the TX± and RX± pairs between the RJ-45 to the transformer and the transformer to the DM9102A. There should be no power

or ground planes in the area under the network side of the transformer to include the area under the RJ-45 connector (Refer to Figure 4 and 5). Keep chassis ground away from all active signals. The RJ-45 connector and any unused pins should be tied to chassis ground through a resistor divider network and a 2KV bypass capacitor.

The Band Gap resistor should be placed as physically close to pin 101 and 102 as possible (refer to Figure 1 and 2). The designer should not run any high-speed signal near the Band Gap resistor placement.

### 9.2 10Base-T/100Base-TX Application




Figure 9-1

9.3 10Base-T/100Base-TX (Power Reduction Application)





Figure 9-2

### 9.4 Power Supply Decoupling Capacitors


- Place all the decoupling capacitors for all the power supply pins as close as possible to the power pads of the DM9102A (no more than 2.5mm from the pins mentioned above.) The recommended decoupling capacitor is 0.1 $\mu$ F or 0.01 $\mu$ F.
- The decoupling of PCB layout and power supply should provide sufficient decoupling to achieve the following when measured at the device:
  - (1) All DVDDs and AVDDs should be within 50mVpp of each other,
  - (2) All DGNDs and AGNDs should be within 50mVpp of each other.
  - (3) The resultant AC noise voltage measured across each DVDD/DGND set and AVDD/AGND set should be less than 100mVpp.
- The 0.1-0.01 $\mu$ F decoupling capacitor should be connected between each DVDD/DGND set and
- AVDD/AGND set be placed as close as possible to the pins of DM9102A. The conservative approach is to use two decoupling capacitors on each DVDD/DGND set and AVDD/AGND set. The 0.1 $\mu$ F capacitor is used for low frequency noise and the 0.01 $\mu$ F one is for high frequency noise on the power supply.
- The AVDD connection to the transmit center tap of the magnetic has to be well decoupled to minimize common mode noise injection from the power supply into the twisted pair cable. It is recommended that a 0.01  $\mu$ F decoupling capacitor should be placed between the center tap AVDD to AGND ground plane. This decoupling capacitor should be placed as close as possible to the center tap of the magnetic.




**Figure 9-3**

### 9.5 Ground Plane Layout


- Place a single ground plane approach to minimize EMI. Bad ground plane partitioning can cause more EMI emissions that could make the network interface card (NIC) not compliant with specific FCC part 15 and CE regulations.
- The ground plane must be separated into Analog ground domain and Digital ground domain. The line which connects the analog ground domain and digital ground domain should be far away from the AGND pins of DM9102A (see Figure 4-1).
- All AGND pins (pin 100, 107, 108) could not directly short each other (see Figure 4-3). It must be directly connected to the analog ground domain (see Figure 4-2).
- The analog ground domain area is as large as possible



**Figure 9-4-1**



**Figure 9-4-2**



**Figure 9-4-3**

**9.6 Power Plane Partitioning**

- The power planes are approximately illustrated in Figure 4. The ferrite bead used should have an impedance 100Ω at 100MHz and 250mA above. A suitable bead is the Panasonic surface mound bead, part number EXCCL4532U or an equivalent. 10μF, 0.1μF and 0.01μF electrolytic bypass capacitors should be connected between VCC and GND at each side of the ferrite bead.
- Separate analog power planes from noisy logic power planes.




Figure 9-5

**9.7 Magnetics Selection Guide**

- Refer to the following tables 6-1 and 6-2 for 10/100M magnetic sources and specification requirements. The magnetics which meets these requirements are available from a variety of magnetic manufacturers. Designers should test

and qualify all magnetic specifications before using them in an application. The magnetics listed in the following tables are electrical equivalents, but may not be pin-to-pin equivalents.

Manufacturer	Part Number
Pulse Engineering	PE-68515, H1078, H1012, H1102
Delta	LF8200, LF8221x
YCL	20PMT04, 20PMT05
Halo	TG22-3506ND, TG22-3506G1, TG22-S010ND TG22-S012ND
Nano Pulse Inc.	NPI 6181-37, NPI 6120-30, NPI 6120-37, NPI 6170-30
Fil-Mag	PT41715
Bel Fuse	S558-5999-01
Valor	ST6114, ST6118
Macronics	HS2123, HS2213

**Table 6-1: 10/100M Magnetic Sources**

Parameter	Values	Units	Test Condition
Tx / RX turns ratio	1:1 CT / 1:1	-	-
Inductance	350	μH ( Min )	-
Insertion loss	1.1	dB ( Max )	1 – 100 MHz
Return loss	-18	dB ( Min )	1 – 30 MHz
	-14	dB ( Min )	30 – 60 MHz
	-12	dB ( Min )	60 – 80 MHz
Differential to common mode rejection	-40	dB ( Min )	1 – 60 MHz
	-30	dB ( Min )	60 – 100 MHz
Transformer isolation	1500	V	-


**Table 6-2: Magnetic Specification Requirements**

### 9.8 Crystal Selection Guide

- A crystal can be used to generate the 25MHz reference clock instead of an oscillator. The crystal must be a fundamental type, series-resonant, connected to X1 and X2, and shunt to ground with 22pF capacitors. (See Figure 6.)

PARAMETER	SPEC
Type	Fundamental, series-resonant
Frequency	25 MHz +/-0.005%
Equivalent Series Resistance	25 ohms max
Load Capacitance	22 pF typ.
Case Capacitance	7 pF max.
Power Dissipation	1mW max.

**Table 7: Crystal Specifications**




**Figure 9-6**  
**Crystal Circuit Diagram**

## 10. Package Information

### 10.1 QFP 128L Outline Dimensions

unit: Inches/mm




Symbol	Dimension In Inch	Dimension In mm
A	0.134 Max.	3.40 Max.
A1	0.010 Min.	0.25 Min.
A2	0.112± 0.005	2.85± 0.12
B	0.009± 0.002	0.22±0.05
C	0.006± 0.002	0.145± 0.055
D	0.913± 0.007	23.20± 0.20
D1	0.787± 0.004	20.00 ± 0.10
E	0.677± 0.008	17.20± 0.20
E1	0.551± 0.004	14.00± 0.10
e	0.020 BSC	0.5 BSC
L	0.035± 0.006	0.88± 0.15
L1	0.063 BSC	1.60 BSC
y	0.004 Max.	0.10 Max.
θ	0°~7°	0°~7°

1. Dimension D and E do not include resin fins.
2. All dimensions are based on metric system.
3. General appearance spec. should base on its final visual inspection spec.

## 10.2 LQFP 128L Outline Dimensions

Unit: Inches/mm



Symbol	Dimensions In Inches	Dimensions In mm
A	0.063 Max.	1.60 Max.
A <sub>1</sub>	0.004 ± 0.002	0.1 ± 0.05
A <sub>2</sub>	0.055 ± 0.002	1.4 ± 0.05
b	0.006 <sup>+0.003</sup> <sub>-0.001</sub>	0.16 <sup>+0.07</sup> <sub>-0.03</sub>
c	0.006 ± 0.002	0.15 ± 0.05
D	0.551 ± 0.005	14.00 ± 0.13
E	0.551 ± 0.005	14.00 ± 0.13
e	0.016 BSC.	0.40 BSC.
F	0.494 NOM.	12.56 NOM.
G <sub>D</sub>	0.606 NOM.	15.40 NOM.
H <sub>D</sub>	0.630 ± 0.006	16.00 ± 0.15
H <sub>E</sub>	0.630 ± 0.006	16.00 ± 0.15
L	0.024 ± 0.006	0.60 ± 0.15
L <sub>1</sub>	0.039 Ref.	1.00 Ref.
y	0.003 Max.	0.08 Max.
θ	0° ~ 12°	0° ~ 12°

**Note:**

1. Dimension D & E do not include resin fins.
2. Dimension G<sub>D</sub> is for PC Board surface mount, pad pitch design reference only.
3. All dimensions are based on metric system.



# DM9102A

Single Chip Fast Ethernet NIC Controller

## 11. Ordering Information

Part Number	Pin Count	Package
DM9102AF	128	QFP
DM9102AE	128	LQFP

### Disclaimer

The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification, and the provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description, regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by DAVICOM for such applications. Please note that application circuits illustrated in this document are for

reference purposes only.

DAVICOM's terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyer's orders shall be based on these terms.

### Company Overview

DAVICOM Semiconductor, Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry's best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

### Products

We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modem communication standards and Ethernet networking standards.

### Contact Windows

For additional information about DAVICOM products, contact the sales department at:

#### Headquarters

##### Hsin-chu Office:

No. 6 Li-Hsin Rd. VI, Science Park,  
Hsin-Chu, Taiwan, R.O.C.  
TEL: + 886-3-5798797  
FAX: + 886-3-5646929  
<http://www.davicom.com.tw>

#### WARNING

Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and/or function.