

# DAVICOM Semiconductor, Inc.

## **DM8603**

10/100 Mbps 3-port Ethernet Switch Controller with MII / RMII Interface

# **DATASHEET**

Preliminary Datasheet

Version: DM8603-12-DS-P01

July 1, 2015



# **CONTENT**

1.	GENI	ERAL DESCRIPTION	8
2.	BLO	CK DIAGRAM	8
3.	FEAT	URES	9
4.	PIN C	CONFIGURATION	10
5.	PIN C	DESCRIPTION	11
5.1	P2 N	MII / Reduce MII / Reverse MII	11
	5.1.1	MII	11
	5.1.2	Reduce MII	11
	5.1.3	Reverse MII	12
5.2	EEF	PROM Interface	12
5.3	LEI	) Pins	12
5.4	Clo	ck Interface	13
5.5	Net	work Interface	13
5.6	Mis	cellaneous Pins	13
5.7	Pow	rer Pins	14
5.8	S Stra	p Pins Table	14
6.		REGISTERS	
6.1		Y Registers Map	
6.2		ic Mode Control Register (040h, 060h)	
6.3	Basi	ic Mode Status Register (041h, 061h)	17
6.4		Y ID Identifier Register 1 (042h, 062h)	
6.5	PHY	Y ID Identifier Register 2 (043h, 063h)	19
6.6	Aut	o-negotiation Advertisement Register (044h, 064h)	20
6.7	Aut	o-negotiation Link Partner Ability Register (045h, 065h)	21
6.8	Aut	o-negotiation Expansion Register (046h, 066h)	22
6.9	Spe	cified Configuration Register (054h, 074h)	23
6.1	0 Pow	rer Saving Control Register (05Dh, 07Dh)	24
7.	SWIT	CH REGISTERS	25






7.1	Switch Registers Map	25
7.2	Per Port Switch Register	28
7.2	2.1 Per Port Status Register (110h, 130h, 150h)	28
7.2	2.2 Per Port Basic Control Register 1 (111h, 131h, 151h)	28
7.2	2.3 Per Port Basic Control Register 2 (112h, 132h, 152h)	
7.2	2.4 Per Port Block Control Register 1 (113h, 133h, 153h)	31
7.2	Per Port Block Control Register 2 (114h, 134h, 154h)	
7.2	2.6 Per Port Bandwidth Control Register (115h, 135h, 155h)	
7.2	2.7 Per Port VLAN Tag Register (116h, 136h, 156h)	35
7.2	2.8 Per Port Priority & VLAN Control Register (117h, 137h, 157h)	
7.2	2.9 Per Port Advanced Control Register (119h, 139h, 159h)	
7.3	Global Switch Register	
7.3	3.1 Switch Status Register (210h)	
7.3	3.2 Switch Reset Register (211h)	
7.3	3.3 Switch Control Register (212h)	39
7.3	3.4 Mirror Control Register (213h)	
7.3	3.5 Special Tag Ether-Type Register (214h)	40
7.3	3.6 Global Learning & Aging Control Register (215h)	40
7.3	3.7 VLAN Priority Map Register (217h)	41
7.3	3.8 TOS Priority Map Register 1 (218h)	41
7.3	3.9 TOS Priority Map Register 2 (219h)	42
7.3	3.10 TOS Priority Map Register 3 (21Ah)	42
7.3	3.11 TOS Priority Map Register 4 (21Bh)	43
7.3	3.12 TOS Priority Map Register 5 (21Ch)	43
7.3	3.13 TOS Priority Map Register 6 (21Dh)	44
7.3	3.14 TOS Priority Map Register 7 (21Eh)	44
7.3	3.15 TOS Priority Map Register 8 (21Fh)	45
7.3	3.16 MIB Counter Disable Register (230h)	46
7.3	3.17 MIB Counter Control Register (231h)	46
7.3	3.18 MIB Counter Data Register 1 (232h)	47
7.3	3.19 MIB Counter Data Register 2 (233h)	47
7.3	3.20 VLAN Mode & Rule Control Register (23Eh)	48
7.3	3.21 VLAN Table Register 0 (270h)	50
7.3	3.22 VLAN Table Register 1 (271h)	50
7.3	3.23 VLAN Table Register 2 (272h)	50
7.3	3.24 VLAN Table Register 3 (273h)	50
7.3	3.25 VLAN Table Register 4 (274h)	51

July 1, 2015







7.3.26	VLAN Table Register 5 (275h)	51
7.3.27	VLAN Table Register 6 (276h)	51
7.3.28	VLAN Table Register 7 (277h)	51
7.3.29	VLAN Table Register 8 (278h)	
7.3.30	VLAN Table Register 9 (279h)	52
7.3.31	VLAN Table Register 10 (27Ah)	52
7.3.32	VLAN Table Register 11 (27Bh)	52
7.3.33	VLAN Table Register 12 (27Ch)	53
7.3.34	VLAN Table Register 13 (27Dh)	53
7.3.35	VLAN Table Register 14 (27Eh)	53
7.3.36	VLAN Table Register 15 (27Fh)	53
7.3.37	STP Control Register (292h)	54
7.3.38	Snooping Control Register 1 (29Bh)	54
7.3.39	Snooping Control Register 2 (29Ch)	55
7.3.40	Address Table Control & Status Register (2B0h)	56
7.3.41	Address Table Data Register 1 (2B1h)	57
7.3.42	Address Table Data Register 2 (2B2h)	57
7.3.43	Address Table Data Register 3 (2B3h)	57
7.3.44	Address Table Data Register 4 (2B4h)	57
7.3.45	Address Table Data 4 Register (2B5h)	57
7.3.46	Vendor ID Register (310h)	57
7.3.47	Product ID Register (311h)	58
7.3.48	Port 2 MAC Control Register (315h)	59
7.3.49	EEPROM Control & Address Register (31Ah)	60
7.3.50	EEPROM Data Register (31Bh)	60
7.3.51	Strap Pin Control & Status Register (31Ch)	61
7.3.52	SMI Bus Error Check Register (339h)	62
7.3.53	SMI Bus Control Register (33Ah)	62
7.3.54	PHY Control Register (33Eh)	63
8. EEPI	ROM FORMAT	64
9. FUN	CTIONAL DESCRIPTION	69
9.1 Hos	st Serial Management Interface	69
9.1.1	Host SMI Frame Structure	69
9.1.2	Host SMI Bus Error Check Function	
9.2 Swi	itch Functions	71





	9.2.1	Address Learning	71
	9.2.2	Address Aging	
	9.2.3	Packet Forwarding	
	9.2.4	Inter-Packet Gap (IPG)	
	9.2.5	Back-off Algorithm	
	9.2.6	Late Collision.	
	9.2.7	Full Duplex Flow Control	
	9.2.8	Half Duplex Flow Control	
	9.2.9	Partition Mode	
	9.2.10	Broadcast Storm Filtering	
	9.2.11	Bandwidth Control	
	9.2.12	Port Monitoring Support	
	9.2.13	VLAN Support	
	9.2.13.1	••	
	9.2.13.2	.2 802.1Q-Based VLAN	74
	9.2.13.3	.3 Tag/Untag	74
	9.2.14	Special Tag	75
	9.2.15	Priority Support	77
	9.2.15.1	.1 Port-Based Priority	77
	9.2.15.2	.2 802.1p-Based Priority	77
	9.2.15.3	3 DiffServ-Based Priority	77
	9.2.16	Address Table Accessing	78
	9.2.16.1	1 Type of Address Table	78
	9.2.16.2	2 Access Rules of Address Table	78
	9.2.17	IGMP Snooping	82
	9.2.18	IPv6 MLD Snooping	82
	9.2.19	STP / RSTP Support	83
9.	3 MII	Interface	86
	9.3.1	MII Data Interface	86
	9.3.2	MII Serial Management Interface	87
9.	4 Inter	rnal PHY Functions	88
	9.4.1	100Base-TX Operation	88
	9.4.1.1	4B5B Encoder	88
	9.4.1.2	Scrambler	88
	9.4.1.3	Parallel to Serial Converter	88
	9.4.1.4	NRZ to NRZI Encoder	88
	9.4.1.5	MLT-3 Converter	88







l.1.6 MLT-3 Driver	89
.1.7 4B5B Code Group	90
100Base-TX Receiver	91
.2.1 Signal Detect	91
.2.2 Adaptive Equalization	91
.2.3 MLT-3 to NRZI Decoder	91
.2.4 Clock Recovery Module	91
.2.5 NRZI to NRZ	92
2.6 Serial to Parallel	92
2.7 Descrambler	92
.2.8 Code Group Alignment	92
1.2.9 4B5B Decoder	92
3 10Base-T Operation	93
Collision Detection	93
Carrier Sense	93
Auto-Negotiation	93
HP Auto-MDIX Function	94
C AND AC ELECTRICAL CHARACTERISTICS	95
C AND AC ELECTRICAL CHARACTERISTICSAbsolute Maximum Ratings	
	95
Absolute Maximum Ratings	95 95
Absolute Maximum Ratings  Operating Conditions	95 95 96
Absolute Maximum Ratings  Operating Conditions  DC Electrical Characteristics	95 95 96
Absolute Maximum Ratings  Operating Conditions  DC Electrical Characteristics  AC Characteristics	95 95 96 97
Absolute Maximum Ratings  Operating Conditions  DC Electrical Characteristics  AC Characteristics	
Absolute Maximum Ratings	
Absolute Maximum Ratings	95 95 96 97 97 98 98
Absolute Maximum Ratings	
	1.7 4B5B Code Group







12.	PACKAGE INFORMATION	104
13.	TERMINOLOGY	105
14.	ORDERING INFORMATION	107



#### 1. General Description


The DM8603 is Davicom's new fully integrated three-port 10M/100Mbps Fast Ethernet Controller with Fiber interface. As a fast Ethernet switch, the DM8603 consists of two PHY ports and a third port with either MII or RMII interface. As the DM8603 was designed with our customers' requirements in mind, the switch is optimized for high performance while being highly cost-effective.

The two PHY ports on the DM8603 are IEEE 802.3u standards compliant. Aside for the first two PHY ports and in an effort for maximum application flexibility, the third port on the DM8603 offers the options to either connect with an MII, reversed MII, or RMII. The reversed MII configuration is used to connect with SoC's with a MII interface. The RMII interface is the alternative interface configuration in case of the need to connect a lower pin count Ethernet PHY or SoC.

To maximize the performance of each port, the DM8603 was designed with a number of features. For proper bandwidth, each port also supports ingress and/or egress rate control. In support of efficient packet forwarding, the DM8603 has port-based VLAN with tag/un-tag functions for up to 16 groups of 802.1Q. Each port includes MIB counters, loop-back capability, built in memory self test (BIST) for the system, and board level diagnostic.

In designing for the requirements of various data, voice, and video applications, enough internal memory has been provided for usage of the DM8603's three ports, and the internal memory supports up to 1K uni-cast MAC address table. Then to meet the demands of various bandwidth and latency issues in data, voice, and video applications, each port of the DM8603 has four priority transmit queues. These queues can be defined either through port-based operation, 802.1p VLAN, or the IP packet TOS field automatically.

#### Block Diagram





#### 3. Features


- IEEE 802.3/u 10Base-T/100Base-TX compatible
- Ethernet Switch Ports:
  - o Two 10/100Mbps PHY
  - One MII/RMII interface with Reversed
     MII support
- Supports auto crossover function HP Auto-MDIX
- Flow Control
  - Supports IEEE 802.3x Flow Control in Full-duplex mode
  - Supports Back Pressure Flow Control in Half-duplex mode
- Per port support bandwidth, ingress and egress rate control
- · Per port support priority queues
  - o Each port with four queues
  - Port-based, 802.1P VLAN, or IP TOS priority
- Supports 802.1Q VLAN for up-to 16 VLAN groups
- Supports VLAN ID tag/untag options
- Supports special tag and double tag header
- Supports up-to 1K Unicast/Multicast shared MAC addresses
- Supports store and forward switching approach
- Supports Broadcast Storming filter function
- Supports Serial Data Management Interface
- Automatic aging scheme
- Supports MIB counters for diagnostic

- Supports 100M Fiber interface.
- Supports hardware-based IGMP v1,v2 Snooping
- Supports hardware-based MLD v1 Snooping
- Supports IEEE 802.1d STP (Spanning Tree Protocol) and IEEE 802.1w RSTP (Rapid Spanning Tree Protocol)
- EEPROM Interface
  - Power up configurations
  - o 93C46 or 93C56 auto detection
- Package
  - o 64-pin LQFP
- Power
  - o 1.8V/3.3V Dual Power
  - o 3.3V I/O with 5V tolerance



## 4. Pin Configuration

## 64 pin LQFP:



## 5. Pin Description

I = Input, O = Output, I/O = Input / Output, O/D = Open Drain, P = Power,

# = Asserted Low PD=internal pull-low (about 50K Ohm)

#### 5.1 P2 MII / Reduce MII / Reverse MII

#### 5.1.1 MII

Pin No.	Pin Name	1/0	Description
2	PHY_MDC	O,PD	MII Serial Management Data Clock
3	PHY_MDIO	I/O	MII Serial Management Data
5	P2_TXD3	O,PD	Port 2 MII Transmit Data
6	P2_TXD2		4-bit nibble data outputs (synchronous to the P2_TXC)
7	P2_TXD1		
9	P2_TXD0		
10	P2_TXE	O,PD	Port 2 MII Transmit Enable
12	P2_TXC	I/O	Port 2 MII Transmit Clock
14	P2_TXER	O,PD	Port 2 MII Transmit Error
15	P2_CRS	I/O	Port 2 MII Carrier Sense
17	P2_COL	I/O	Port 2 MII Collision Detect
18	P2_RXER	I	Port 2 MII Receive Error
19	P2_RXC	I	Port 2 MII Receive Clock
20	P2_RXDV	I	Port 2 MII Receive Data Valid
21	P2_RXD3	I	Port 2 MII Receive Data
22	P2_RXD2		4-bit nibble data input (synchronous to P2_RXC)
24	P2_RXD1		
25	P2_RXD0		

#### 5.1.2 Reduce MII

Pin No.	Pin Name	I/O	Description
2	PHY_MDC	O,PD	MII Serial Management Data Clock
3	PHY_MDIO	I/O	MII Serial Management Data
5	P2_TXD3	O,PD	Not Used
6	P2_TXD2		
7	P2_TXD1	O,PD	Port 2 RMII Transmit Data
9	P2_TXD0		
10	P2_TXE	O,PD	Port 2 RMII Transmit Enable
12	P2_TXC	0	50MHz Clock Output
14	P2_TXER	O,PD	Not Used
15	P2_CRS	I	Port 2 RMII CRS_DV
17	P2_COL	I	Not Used, tie to ground in application
18	P2_RXER	I	Not Used, tie to ground in application
19	P2_RXC	I	Port 2 RMII 50MHz Reference Clock Input
20	P2_RXDV	I	Not Used, tie to ground in application
21	P2_RXD3	I	Not Used, tie to ground in application
22	P2_RXD2		
24	P2_RXD1		Port 2 RMII Receive Data
25	P2_RXD0		



## 5.1.3 Reverse MII

Pin No.	Pin Name	1/0	Description
2	PHY_MDC	O,PD	Not Used
3	PHY_MDIO	I/O	Not Used
5	P2_TXD3	O,PD	Port 2 RevMII Transmit Data
6	P2_TXD2		4-bit nibble data outputs (synchronous to the P2_TXC)
7	P2_TXD1		
9	P2_TXD0		
10	P2_TXE	O,PD	Port 2 RevMII Transmit Enable
12	P2_TXC	0	Port 2 RevMII Transmit Clock
14	P2_TXER	O,PD	Port 2 RevMII Transmit Error
15	P2_CRS	0	Port 2 RevMII Carrier Sense
			Output when P2_TXE or P2_RXDV are asserted
17	P2_COL	0	Port 2 RevMII Collision
			Output when P2_TXE and P2_RXDV are asserted
18	P2_RXER	l	Port 2 RevMII Receive Error
19	P2_RXC		Port 2 RevMII Receive Clock
20	P2_RXDV	ı	Port 2 RevMII Receive Data Valid
21	P2_RXD3	I	Port 2 RevMII Receive Data
22	P2_RXD2		4-bit nibble data input (synchronous to P2_RXC)
24	P2_RXD1		
25	P2_RXD0		

## 5.2 EEPROM Interface

Pin No.	Pin Name	1/0	Description
27	EEDIO	I/O	EEPROM Data In/Out
28	EECK	O,PD	EEPROM Serial Clock
			This pin is used as the clock for the EEPROM data transfer
29	EECS	O,PD	EEPROM Chip Selection

## 5.3 LED Pins

Pin No.	Pin Name	1/0	Description
55	P1_LNK_LED	0	Port 1 Link / Active LED It is the combined LED of link and carrier sense signal of the internal PHY1
56	P1_SPD_LED	0	Port 1 Speed LED Its low output indicates that the internal PHY1 is operated in 100M/S, or it is floating for the 10M mode of the internal PHY1
57	P0_LNK_LED	0	Port 0 Link / Active LED It is the combined LED of link and carrier sense signal of the internal PHY0
58	P0_SPD_LED	0	Port 0 Speed LED Its low output indicates that the internal PHY0 is operated in 100M/S, or it is floating for the 10M mode of the internal PHY0

## 5.4 Clock Interface

Pin No.	Pin Name	1/0	Description
52	X1	I	Crystal or OSC 25MHz Input
53	X2	0	Crystal 25MHz Output

## 5.5 Network Interface

Pin No.	Pin Name	I/O	Description
34 35	P1_TX+ P1_TX -	I/O	Port 1 TP TX These two pins are the Twisted Pair transmit in MDI
	_		mode or receive in MDIX mode
37	P1_RX+	I/O	Port 1 TP RX
38	P1_RX-		These two pins are the Twisted Pair receive in MDI mode or transmit in MDIX mode
41	P0_TX+	I/O	Port 0 TP TX
42	P0_TX-		These two pins are the Twisted Pair transmit in MDI
44	D0 D1/	1/0	mode or receive in MDIX mode
44	P0_RX+	I/O	Port 0 TP RX
45	P0_RX -		These two pins are the Twisted Pair receive in MDI mode or transmit in MDIX mode
47	BGRES	I/O	Band-Gap Pin
			Connect a 6.8K±1% ohm resistor to BGGND in application
48	BGGND	Р	Band-Gap Ground
49	VCNTL	I/O	1.8V Voltage Control
50	VREF	0	Voltage Reference
			Connect a 0.1uF capacitor to ground in application

#### 5.6 Miscellaneous Pins

Pin No.	Pin Name	1/0	Description
30	PWRST#	I	Power on Reset
			Low active with minimum 1ms
60	SMI_MDC	I	Serial Data Management Interface Clock
62	SMI_MDIO	I/O	Serial Data Management Interface Data In/Out
32	TEST1	I,PD	Test Pin 1
			Tie to DVDD33 in application
59	TEST2	I,PD	Test Pin 2
			Tie to DVDD33 in application
63	TEST3	I,PD	Test Pin 3
			Tie to DVDD33 in application



#### 5.7 Power Pins

Pin No.	Pin Name	I/O	Description
1,13,26	DVDD33	Р	Digital 3.3V Power
11,61	DVDD18	Р	Digital 1.8V Power
4,8,16,23,31,64	DGND	Р	Digital GND
39,46,51	AVDD33	Р	Analog 3.3V Power
33,40	AVDD18	Р	Analog 1.8V Power
36,43,54	AGND	Р	Analog GND

5.8 Strap Pins Table

Pin No.	Pin Name	Description
10	P2_TXE	Port 2 Force Mode Enable
		0: Port 2 is normal mode
		1: Port 2 is force mode
28	EECK	Port 2 Speed Selection in Force Mode
		0: Port 2 is forced in 10 Mbps mode
		1: Port 2 is forced in 100 Mbps mode
29	EECS	Port 0 Fiber Mode Enable
		0: Port 0 is TP mode
		1: Port 0 is Fiber mode
14	P2_TXER	Port 1 Fiber Mode Enable
		0: Port 1 is TP mode
		1: Port 1 is Fiber mode
5	P2_TXD3	P2 Mode Configuration
6	P2_TXD2	P2_TXD3 P2_TXD2
		0 0 Port 2 is MII mode
		0 1 Port 2 is Reverse MII mode
		1 0 Port 2 is RMII mode
		1 1 Reserved

#### Note:

1 = External pull-high with resistor 1K~10K ohm

0 = Internal pull-low (default) or External pull-low

## **PHY Registers**

#### 6.1 **PHY Registers Map**

PHY_ADR	REG_ADR	ABS_ADR	Register Description	Default
02h	00h	040h	Port 0 PHY Basic Mode Control Register	3100h
	01h	041h	Port 0 PHY Basic Mode Status Register	7849h
	02h	042h	Port 0 PHY Identifier 1 Register	0181h
	03h	043h	Port 0 PHY Identifier 2 Register	B8B0h
	04h	044h	Port 0 PHY Auto-negotiation Advertisement Register	01E1h
	05h	045h	Port 0 PHY Auto-negotiation Link Partner Ability Register	0000h
	06h	046h	Port 0 PHY Auto-negotiation Expansion Register	0000h
	14h	054h	Port 0 PHY Specified Configuration Register	-
	1Dh	05Dh	Port 0 PHY Power Saving Control Register	0000h
03h	00h	060h	Port 1 PHY Basic Mode Control Register	3100h
	01h	061h	Port 1 PHY Basic Mode Status Register	7849h
	02h	062h	Port 1 PHY Identifier 1 Register	0181h
	03h	063h	Port 1 PHY Identifier 2 Register	B8B0h
	04h	064h	Port 1 PHY Auto-negotiation Advertisement Register	01E1h
	05h	065h	Port 1 PHY Auto-negotiation Link Partner Ability Register	0000h
	06h	066h	Port 1 PHY Auto-negotiation Expansion Register	0000h
	14h	074h	Port 1 PHY Specified Configuration Register	-
	1Dh	07Dh	Port 1 PHY Power Saving Control Register	0000h

#### Note:

= <PHY Address> fields of SMI frame PHY\_ADR

REG\_ADR <Register Address> fields of SMI frame

ABS\_ADR = { PHY\_ADR[4:0], REG\_ADR[4:0] }

#### Key to Default

In the register description that follows, the default column takes the form:

<Access Type> / <Attribute(s)>, <Reset Value>

Where:

<Access Type> <Reset Value>:

RO = Read only,RW = Read/Write 1 = Bit set to logic one 0 = Bit set to logic zero

\* = No default value <Attribute (s)>

SC = Self clearing, P = Value permanently set



## 6.2 Basic Mode Control Register (040h, 060h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 02h, 03h
 00h
 040, 060h

Bit	Bit Name	Default	Description
15	Reset	RW/SC	Reset
		0b	This bit sets the status and controls the PHY registers to their default
			states. This bit, which is self-clearing, will keep returning a value of
			one until the reset process is completed
			1 = Software reset
14	Loopback	RW	0 = Normal operation  Loopback
14	Соорьаск	0b	Loop-back control register. When in 100Mbps operation mode,
			setting this bit may cause the descrambler to lose synchronization
			and produce a 720ms "dead time" before any valid data appears at
			the MII receive outputs
			1 = Loop-back enabled
			0 = Normal operation
13	Speed selection	RW	Speed Select
		1b	Link speed may be selected either by this bit or by auto-negotiation.  When auto-negotiation is enabled and bit 12 is set, this bit will return
			auto-negotiation selected medium type
			1 = 100Mbps
			0 = 10Mbps
12	Auto-negotiation	RW	Auto-negotiation Enable
	enable	1b	1 = Auto-negotiation is enabled, bit 8 and 13 will be in
			auto-negotiation status
			0 = Auto-negotiation is disabled.
11	Power down	RW	Power Down
		0b	While in the power-down state, the PHY should respond to management transactions. During the transition to power-down state
			and while in the power-down state, the PHY should not generate
			spurious signals on the MII
			1 = Power down
			0 = Normal operation
10	Isolate	RW	Isolate
	5	0b	Force to 0 in application.
9	Restart	RW/SC	Restart Auto-negotiation
	Auto-negotiation	0b	Re-initiates the auto-negotiation process. When auto-negotiation is disabled (bit 12 of this register cleared), this bit has no function and it
			should be cleared. This bit is self-clearing and it will keep returning to
			a value of 1 until auto-negotiation is initiated by the DM8603. The
			operation of the auto-negotiation process will not be affected by the
			management entity that clears this bit
			1 = Restart auto-negotiation.
			0 = Normal operation
8	Duplex mode	RW	Duplex Mode
		1b	Duplex selection is allowed when Auto-negotiation is disabled (bit 12
			of this register is cleared). With auto-negotiation enabled, this bit reflects the duplex capability selected by auto-negotiation
			1 = Full duplex operation.
			0 = Normal operation





7	Collision test	RW 0b	Collision Test When set, this bit will cause the COL signal to be asserted in response to the assertion of TX_EN in internal MII interface.  1 = Collision test enabled.  0 = Normal operation
6:0	RESERVED	RO 0h	Reserved Write as 0h, ignore when read

## 6.3 Basic Mode Status Register (041h, 061h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 02h, 03h
 01h
 041, 061h

Bit	Bit Name	Default	Description
15	100BASE-T4	RO/P	100BASE-T4 Capable
'	1000/102 17	0b	1 = DM8603 is able to perform in 100BASE-T4 mode
		OD	0 = DM8603 is not able to perform in 100BASE-T4 mode
14	100BASE-TX	RO/P	100BASE-TX Full Duplex Capable
	full-duplex	1b	1 = DM8603 is able to perform 100BASE-TX in full duplex mode
	1 dan dap 10/1		0 = DM8603 is not able to perform 100BASE-TX in full duplex
			mode
13	100BASE-TX	RO/P	100BASE-TX Half Duplex Capable
	half-duplex	1b	1 = DM8603 is able to perform 100BASE-TX in half duplex mode
			0 = DM8603 is not able to perform 100BASE-TX in half duplex
			mode
12	10BASE-T	RO/P	10BASE-T Full Duplex Capable
	full-duplex	1b	1 = DM8603 is able to perform 10BASE-T in full duplex mode
			0 = DM8603 is not able to perform 10BASE-TX in full duplex mode
11	10BASE-T	RO/P	10BASE-T Half Duplex Capable
	half-duplex	1b	1 = DM8603 is able to perform 10BASE-T in half duplex mode
			0 = DM8603 is not able to perform 10BASE-T in half duplex mode
10:7	RESERVED	RO	Reserved
		0h	Write as 0h, ignore when read
6	MF preamble	RO	MII Frame Preamble Suppression
	suppression	1b	1 = PHY will accept management frames with preamble
			suppressed
			0 = PHY will not accept management frames with preamble
	Auto populiation	DO.	suppressed
5	Auto-negotiation	RO	Auto-negotiation Complete
	Complete	0b	1 = Auto-negotiation process completed
4	Remote fault	RO	0 = Auto-negotiation process not completed  Remote Fault
4	Remote fault	Ob	1 = Remote fault condition detected (cleared on read or by a chip
		UD	reset). Fault criteria and detection method is DM8603
			implementation specific. This bit will set after the RF bit in the
			ANLPAR (REG 02h/03h.05h.[13]) is set
			0 = No remote fault condition detected
3	Auto-negotiation	RO/P	Auto Configuration Ability
	ability	1b	1 = DM8603 is able to perform auto-negotiation
	J.J	. ~	0 = DM8603 is not able to perform auto-negotiation
2	Link status	RO	Link Status
		0b	The link status bit is implemented with a latching function, so that the
			occurrence of a link failure condition causes the link status bit to be





			cleared and remain cleared until it is read via the management interface.  1 = Valid link is established (for either 10Mbps or 100Mbps operation)  0 = Link is not established
1	Jabber detect	RO 0b	Jabber Detect This bit is implemented with a latching function. Jabber conditions will set this bit unless it is cleared by a read to this register through a management interface or a DM8603 reset. This bit works only in 10Mbps mode  1 = Jabber condition detected 0 = No jabber
0	Extended capability	RO/P 1b	Extended Capability 1 = Extended register capable 0 = Basic register capable only

## PHY ID Identifier Register 1 (042h, 062h)

REG\_ADR PHY\_ADR ABS\_ADR 02h, 03h 042h, 062h 02h

Bit	Bit Name	Default	Description
15:0	OUI_MSB	RO	OUI Most Significant Bits
		0181h	This register stores bit 3 to 18 of the OUI (00606E) to bit 15 to 0 of
			this register respectively. The most significant two bits of the OUI are
			ignored (the IEEE standard refers to these as bit 1 and 2)

The PHY Identifier Registers #1 and #2 work together in a single identifier of the DM8603. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.

## 6.5 PHY ID Identifier Register 2 (043h, 063h)

PHY_ADR	REG_ADR	ABS_ADR
02h, 03h	03h	043h, 063h

Bit	Bit Name	Default	Description
15:10	OUI_LSB	RO/P	OUI Least Significant Bits
		101110b	Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this
			register respectively
9:4	VNDR_MDL	RO/P	Vendor Model Number
		001011b	Five bits of vendor model number mapped to bit 9 to 4 (most
			significant bit to bit 9)
3:0	MDL_REV	RO/P	Model Revision Number
		0001b	Five bits of vendor model revision number mapped to bit 3 to 0 (most
			significant bit to bit 4)



## 6.6 Auto-negotiation Advertisement Register (044h, 064h)

PHY\_ADRREG\_ADRABS\_ADR02h, 03h04h044h, 064h

Bit	Bit Name	Default	Description		
15	NP	RO/P	Next page Indication		
		0b	The DM8603 has no next page, so this bit is permanently set to 0.		
			0 = No next page available		
			1 = Next page available		
14	ACK	RO	Acknowledge		
		0b	The DM8603's auto-negotiation state machine will automatically		
			control this bit in the outgoing FLP bursts and set it at the appropriate		
			time during the auto-negotiation process. Software should not		
			attempt to write to this bit.		
			1 = Link partner ability data reception acknowledged		
			0 = Not acknowledged		
13	RF	RW	Remote Fault		
		0b	1 = Local device senses a fault condition		
			0 = No fault detected		
12:11	RESERVED	RW	Reserved		
		00b	Write as 00b, ignore when read		
10	FCS	RW	Flow Control Support		
		0b	1 = Controller chip supports flow control ability		
			0 = Controller chip doesn't support flow control ability		
9	T4	RO/P	100BASE-T4 Support		
		0b	The DM8603 does not support 100BASE-T4 so this bit is		
			permanently set to 0		
			1 = 100BASE-T4 is supported by the local device		
	TV 55.4	5147	0 = 100BASE-T4 is not supported		
8	TX_FDX	RW	100BASE-TX Full Duplex Support		
		1b	1 = 100BASE-TX full duplex is supported by the local device		
	TV UDV	DW	0 = 100BASE-TX full duplex is not supported		
7	TX_HDX	RW	100BASE-TX Support		
		1b	1 = 100BASE-TX half duplex is supported by the local device		
	10 FDX	RW	0 = 100BASE-TX half duplex is not supported		
6	10_FDX		10BASE-T Full Duplex Support  1 = 10BASE-T full duplex is supported by the local device		
		1b			
5	10_HDX	RW	0 = 10BASE-T full duplex is not supported		
٥	אס"חחצ	1b	10BASE-T Support 1 = 10BASE-T half duplex is supported by the local device		
		10	0 = 10BASE-T half duplex is supported by the local device		
4:0	Colootor	RW	Protocol Selection Bits		
4:0	Selector	00001b			
		000010	These bits contain the binary encoded protocol selector supported by this node		
			17 This flode <00001> indicates that this device supports IEEE 802.3 CSMA/CD		
			C000012 mulcales that this device supports IEEE 602.3 C3MA/CD		



# DAVICOM

## 6.7 Auto-negotiation Link Partner Ability Register (045h, 065h)

PHY\_ADR ABS\_ADR  $REG\_ADR$ 02h, 03h 05h 045h, 065h

Bit	Bit Name	Default	Description		
15	NP	RO	Next Page Indication		
		0b	0 = Link partner, no next page available		
			1 = Link partner, next page available		
14	ACK	RO	Acknowledge		
		0b	The DM8603's auto-negotiation state machine will automatically		
			control this bit from the incoming FLP bursts. Software should not		
			attempt to write to this bit		
			1 = Link partner ability data reception acknowledged		
			0 = Not acknowledged		
13	RF	RO	Remote Fault		
		0b	1 = Remote fault indicated by link partner		
			0 = No remote fault indicated by link partner		
12:11	RESERVED	RO	Reserved		
		00b	Write as 00b, ignore when read		
10	FCS	RO	Flow Control Support		
		0b	1 = Controller chip supports flow control ability by link partner		
			0 = Controller chip doesn't support flow control ability by link		
	<b>T</b> 4	50	partner		
9	T4	RO	100BASE-T4 Support		
		0b	1 = 100BASE-T4 is supported by the link partner		
	TV FDV	DO	0 = 100BASE-T4 is not supported by the link partner		
8	TX_FDX	RO	100BASE-TX Full Duplex Support		
		0b	1 = 100BASE-TX full duplex is supported by the link partner		
7	TX_HDX	RO	0 = 100BASE-TX full duplex is not supported by the link partner 100BASE-TX Support		
<b>'</b>	ו א_חטא	0b	1 = 100BASE-TX half duplex is supported by the link partner		
		OD	0 = 100BASE-TX half duplex is supported by the link partner		
6	10_FDX	RO	10BASE-T Full Duplex Support		
0	10_1 DX	0b	1 = 10BASE-T full duplex supported by the link partner		
		OB	0 = 10BASE-T full duplex is not supported by the link partner		
5	10_HDX	RO	10BASE-T Support		
	10_1167	0b	1 = 10BASE-T half duplex is supported by the link partner		
		00	0 = 10BASE-T half duplex is not supported by the link partner		
4:0	Selector	RO	Protocol Selection Bits		
	20.00.0	0h	Link partner's binary encoded protocol selector		



Particular Superior Devictor (0.40), 0.00()

## 6.8 Auto-negotiation Expansion Register (046h, 066h)

PHY\_ADRREG\_ADRABS\_ADR02h, 03h06h046h, 066h

Bit	Bit Name	Default	Description	
15:5	RESERVED	RO	Reserved	
		0h	Write as 0h, ignore when read	
4	PDF	RO/LH	Local Device Parallel Detection Fault	
		0b	1 = A fault detected via parallel detection function.	
			0 = No fault detected via parallel detection function	
3	LP_NP_ABLE	RO	Link Partner Next Page Ability	
		0b	1 = Link partner, next page available	
			0 = Link partner, no next page	
2	NP_ABLE	RO/P	Local Device Next Page Ability	
		0b	DM8603 does not support this function, so this bit is always 0	
1	PAGE_RX	RO	New Page Received	
		0b	A new link code word page received. This bit will be automatically	
			cleared when the register (register 6) is read by management	
0	LP_AN_ABLE	RO	Link Partner Auto-negotiation Ability	
		0b	A "1" in this bit indicates that the link partner supports	
			Auto-negotiation	



# DAVICOM

## Specified Configuration Register (054h, 074h)

PHY\_ADR ABS\_ADR  $REG\_ADR$ 02h, 03h 14h 054h, 074h

Bit	Bit Name	Default	Description		
15:12	RESERVED	RW	Reserved		
		0000b	Write as 0000b, ignore when read		
11	PREAMBLEX	RW	Preamble Saving Control		
''	TREAMBLEX	0b	0 = When bit 10 is set, the 10BASE-T transmit preamble count is		
			reduced. When REG 02h/03h.1Dh.[11] is set, 12-bit preamble is		
			reduced; otherwise 22-bit preamble is reduced.		
			1 = Transmit preamble bit count is normal in 10BASE-T mode		
10	TX10M_PWR	RW	10BASE-T mode Transmit Power Saving Control		
		0b	1 = Enable transmit power saving in 10BASE-T mode		
		DW	0 = Disable transmit power saving in 10BASE-T mode		
9	NWAY_PWR	RW	Auto-negotiation Power Saving Control		
		0b	1 = Disable power saving during auto-negotiation period		
8	RESERVED	RO	0 = Enable power saving during auto-negotiation period Reserved		
0	KESERVED	0b	Read as 0, ignore on write		
7	MDIX_CNTL	RO	The Polarity of MDI/MDIX value		
'	WIDIX_CIVIL	*	1 = MDIX mode		
			0 = MDI mode		
6	RESERVED	RW	Reserved		
		0b	Write as 0b, ignore when read		
5	Mdix_fix Value	RW	MDIX_CNTL force value:		
	_	0b	When Mdix_down = 1, MDIX_CNTL value depend on the register		
			value		
4	Mdix_down	RW	MDIX Down		
		0b	Manual force MDI/MDIX.		
			MDIX_CNTL value depend on REG 02h/03h.14h.[5]		
			0 = Enable <i>HP</i> Auto-MDIX		
			1 = Disable HP Auto-MDIX		
3:0	RESERVED	RW	Reserved		
		0000b	Write as 0000b, ignore when read		



6.10 Power Saving Control Register (05Dh, 07Dh)

PHY\_ADRREG\_ADRABS\_ADR02h, 03h1Dh05Dh, 07Dh

Bit	Bit Name	Default	Description		
15:12	RESERVED	RO	Reserved		
		0000b	Write as 0000b, ignore when read		
11	PREAMBLEX	RW	Preamble Saving Control		
		0b	when both bit REG 02h/03h.14h.[11:10] are set, the 10BASE-T		
			transmit preamble count is reduced.		
			1 = 12-bit preamble is reduced.		
			0 = 22-bit preamble is reduced.		
10	RESERVED	RW	Reserved		
		0b	Write as 0b, ignore when read		
9	TX_PWR	RW	Transmit Power Saving Control Disabled		
		0b	1 = When cable is unconnected with link partner, the driving		
			current of transmit is reduced for power saving.		
			0 = Disable transmit driving power saving function		
8:0	RESERVED	RO	Reserved		
		0h	Write as 0h, ignore when read		



## 7. Switch Registers

## 7.1 Switch Registers Map

PHY_ADR	REG_ADR	ABS_ADR	Register Description	Default
08h	00h~0Fh	100h~10Fh	Reserved	-
	10h	110h	Port 0 Status Register	-
	11h	111h	Port 0 Basic Control Register 1	0000h
	12h	112h	Port 0 Basic Control Register 2	0000h
	13h	113h	Port 0 Block Control Register 1	0000h
	14h	114h	Port 0 Block Control Register 2	0000h
	15h	115h	Port 0 Bandwidth Control Register	0000h
	16h	116h	Port 0 VLAN Tag Register	0001h
	17h	117h	Port 0 Priority & VLAN Control Register	0000h
	18h	118h	Reserved	-
	19h	119h	Port 0 Advanced Control Register	0000h
	1Ah~1Fh	11Ah~11Fh	Reserved	-
09h	00h~0Fh	120~12F	Reserved	-
	10h	130h	Port 1 Status Register	0000h
	11h	131h	Port 1 Basic Control Register 1	0000h
	12h	132h	Port 1 Basic Control Register 2	0000h
	13h	133h	Port 1 Block Control Register 1	0000h
	14h	134h	Port 1 Block Control Register 2	0000h
	15h	135h	Port 1 Bandwidth Control Register	0001h
	16h	136h	Port 1 VLAN Tag Register	0000h
	17h	137h	Port 1 Priority & VLAN Control Register	-
	18h	138h	Reserved	0000h
	19h	139h	Port 1 Advanced Control Register	093Ah
	1Ah~1Fh	13Ah~13Fh	Reserved	-
0Ah	00h~0Fh	140h~14Fh	Reserved	-
	10h	150h	Port 2 Status Register	0000h
	11h	151h	Port 2 Basic Control Register 1	0000h
	12h	152h	Port 2 Basic Control Register 2	0000h
	13h	153h	Port 2 Block Control Register 1	0000h
	14h	154h	Port 2 Block Control Register 2	0000h
	15h	155h	Port 2 Bandwidth Control Register	0001h
	16h	156h	Port 2 VLAN Tag Register	0000h
	17h	157h	Port 2 Priority & VLAN Control Register	-
	18h	158h	Reserved	0000h
	19h	159h	Port 2 Advanced Control Register	093Ah
	1Ah~1Fh	15Ah~15Fh	Reserved	-
10h	00h~0Fh	200h~20Fh	Reserved	-
	10h	210h	Switch Status Register	-
	11h	211h	Switch Reset Register	0000h
	12h	212h	Switch Control Register	0000h





		10/1	100 Mbps 3-port Etnernet Switch Controller with Mil / F	Will II ILEHACE
	13h	213h	Mirror Control Register	0000h
	14h	214h	Special Tag Ether-Type Register	8606h
	15h	215h	Global Learning & Aging Control Register	0000h
	16h	216h	Reserved	-
	17h	217h	VLAN Priority Map Register	FA50h
	18h	218h	TOS Priority Map Register 1	FA50h
	19h	219h	TOS Priority Map Register 2	0000h
	1Ah	21Ah	TOS Priority Map Register 3	5555h
	1Bh	21Bh	TOS Priority Map Register 4	5555h
	1Ch	21Ch	TOS Priority Map Register 5	AAAAh
	1Dh	21Dh	TOS Priority Map Register 6	AAAAh
	1Eh	21Eh	TOS Priority Map Register 7	FFFFh
	1Fh	21Fh	TOS Priority Map Register 8	FFFFh
11h	00h~0Fh	220h~22Fh	Reserved	
	10h	230h	MIB Counter Disable Register	0000h
	11h	231h	MIB Counter Control Register	0000h
	12h	232h	MIB Counter Data Register 1	0000h
	13h	233h	MIB Counter Data Register 2	0000h
	14h~1Dh	234h~23Dh	Reserved	-
	1Eh	23Eh	VLAN Mode & Rule Control Register	0000h
	1Fh	23Fh	Reserved	-
13h	00h~0Fh	260h~26Fh	Reserved	-
	10h	270h	VLAN Table Register 0	0007h
	11h	271h	VLAN Table Register 1	0007h
	12h	272h	VLAN Table Register 2	0007h
	13h	273h	VLAN Table Register 3	0007h
	14h	274h	VLAN Table Register 4	0007h
	15h	275h	VLAN Table Register 5	0007h
	16h	276h	VLAN Table Register 6	0007h
	17h	277h	VLAN Table Register 7	0007h
	18h	278h	VLAN Table Register 8	0007h
	19h	279h	VLAN Table Register 9	0007h
	1Ah	27Ah	VLAN Table Register 10	0007h
	1Bh	27Bh	VLAN Table Register 11	0007h
	1Ch	27Ch	VLAN Table Register 12	0007h
	1Dh	27Dh	VLAN Table Register 13	0007h
	1Eh	27Eh	VLAN Table Register 14	0007h
	1Fh	27Fh	VLAN Table Register 15	0007h
14h	00h~11h	280h~291h	Reserved	-
	12h	292h	STP Control Register	0000h
	13h~1Ah	293h~29Ah	Reserved	-
	1Bh	29Bh	Snooping Control Register 1	0700h
	1Ch	29Ch	Snooping Control Register 2	097Dh
	1Dh~1Fh	29Dh~29Fh	Reserved	-
15h	00h~0Fh	2A0h~2AFh	Reserved	-





	10h	2B0h	Address Table Control & Status Register	0000h
	11h	2B1h	Address Table Data Register 1	0000h
	12h	2B2h	Address Table Data Register 2	0000h
	13h	2B3h	Address Table Data Register 3	0000h
	14h	2B4h	Address Table Data Register 4	0000h
	15h	2B5h	Address Table Data Register 5	0000h
	16h~1Fh	2B6h~2BFh	Reserved	-
18h	00h~0Fh	300h~30Fh	Reserved	-
	10h	310h	Vendor ID Register	0A46h
	11h	311h	Product ID Register	8603h
	12h~14h	312h~314h	Reserved	-
	15h	315h	Port 2 MAC Control Register	0100h
	16h~19h	316h~319h	Reserved	-
	1Ah	31Ah	EEPROM Control & Address Register	0040h
	1Bh	31Bh	EEPROM Data Register	0000h
	1Ch	31Ch	Strap Pin Control & Status Register	-
	1Dh~1Fh	31Dh~31Fh	Reserved	-
19h	00h~0Fh	320h~32Fh	Reserved	-
	10h~18h	330h~338h	Reserved	-
	19h	339h	SMI Bus Error Check Register	0000h
	1Ah	33Ah	SMI Bus Control Register	0000h
	1Bh~1Dh	33Bh~33Dh	Reserved	-
	1Eh	33Eh	PHY Control Register	0003h
	1Fh	33Fh	Reserved	-
1Ch	00h~1Fh	380h~39Fh	Reserved	-

#### **Key to Default**

In the register description that follows, the default column takes the form: <Access Type>, <Reset Type>, <Default Value>

#### Where:

<Access Type>:

RO = Read only

RW = ReadWrite

R/C = Read and Clear

RW/C1=Read/Write and Cleared by write 1

WO = Write only

Reserved bits should be written with 0

Reserved bits are undefined on read access

<Reset Type>

P = Register will be set to default value after hardware reset (Power-ON Reset) is de-asserted

S = Register will be set to default value after software reset (Write REG 10h.11h.[0] to 1) is done

E = The value reflect upon EEPROM setting

T = The value reflect upon strap pin setting

<Default Value>:

1 = Logic one

0 = Logic zero

\* = No default value

## 7.2 Per Port Switch Register

## 7.2.1 Per Port Status Register (110h, 130h, 150h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 10h
 110h, 130h, 150h

Bit	ROM	Туре	Default	Description
15:5		RO	0h	RESERVED
				Write as 0h, ignore when read
4		P, RO	*	LP_FCS
				Link Partner Flow Control Support Status
				0: Link partner don't support IEEE 802.3x flow control
				1: Link partner support IEEE 802.3x flow control
3		RO	0b	RESERVED
				Write as 0b, ignore when read
2		P, RO	*	SPEED
				Port Speed Status
				0: 10Mbps
				1: 100Mbps
1		P, RO	*	FDX
				Port Duplex Status
				0: Half-duplex
				1: Full-duplex
0		P, RO	*	LINK
				Port Link Status
				0: Link Off
				1: Link On

## 7.2.2 Per Port Basic Control Register 1 (111h, 131h, 151h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 11h
 111h, 131h, 151h

Bit	ROM	Туре	Default	Description
15		RO	0b	RESERVED
				Write as 0b, ignore when read
14	80h.[14]	PSE,RW	0b	UNPLUG_CLS
	90h.[14]			Unplug Clear Address Enable
	A0h.[14]			Automatically clear address record in address table after cable is
				unplugged
				0: Disable, retaining address record
				1: Enable, dearing address record
13	80h.[13]	PSE,RW	0b	AGE_DIS
	90h.[13]			Address Table Aging
	A0h.[13]			0: Age function is enabled
				1: Age function is disabled
12	80h.[12]	PSE,RW	0b	ADR_DIS
	90h.[12]			Address Learning Disabled
	A0h.[12]			0: Address learning function is enabled
				1: Address learning function is disabled





			10/100	TVIDPS 3-port Ethernet Switch Controller with IVIII / RIVIII Interlace
11	80h.[11]	PSE,RW	0b	DIS PAUSE
	90h.[11]	,		Maximum Pause Packet from Link Partner
	A0h.[11]			0: Always care pause packet from link partner
				1: Pause packet by passed after 7 continued pause packet
				from link partner
10		RO	0b	RESERVED
				Write as 0b, ignore when read
9	80h.[9]	PSE,RW	0b	HOLBP EN
	90h.[9]	,		Head-of-Line Blocking Prevent Control
	A0h.[9]			0: Disable
				1: Enable
8	80h.[8]	PSE,RW	0b	LOOPBACK
	90h.[8]	,		Loop-Back Mode
	A0h.[8]			The transmitted packet will be forward to this port itself
				0: Look-back is disabled
				1: Look-back is enabled
7	80h.[7]	PSE,RW	0b	PAUSE CON
	90h.[7]	,		Send PAUSE Continuously
	A0h.[7]			If buffer congestion occur on full duplex, switch will send
				PAUSE frames:
				0: Up to 8-times
				1: Continuously until alleviation
6	80h.[6]	PSE,RW	0b	PARTI_EN
	90h.[6]			Partition Detection Enable
	A0h.[6]			0: Disable
				1: Enable
5	80h.[5]	PSE,RW	0b	FCBP_DIS
	90h.[5]			Backpressure Flow-Control in Half Duplex Disable
	A0h.[5]			0: Backpressure is enabled
				1: Backpressure is disabled
4	80h.[4]	PSE,RW	0b	FC3X_DIS
	90h.[4]			IEEE 802.3x Flow Control in Full Duplex Mode
	A0h.[4]			0: 802.3x flow-control is enabled
				1: 802.3x flow-control is disabled
3:2	80h.[3:2]	PSE,RW	00b	MAX_PKTLEN[1:0]
	90h.[3:2]			Max accept packet length by RX from this port
	A0h.[3:2]			00: 1536-bytes
				01: 1552-bytes
				10: 1800-bytes
				11: 2032-bytes
1	80h.[1]	PSE,RW	0b	RX_DIS
	90h.[1]			Packet Receive Disable
	A0h.[1]			0: Receive ability is enabled
				1: Receive ability is disabled
0	80h.[0]	PSE,RW	0b	TX_DIS
	90h.[0]			Packet Transmit Disable
	A0h.[0]			0: Transmit ability is enabled
				1: Transmit ability is disabled



## 7.2.3 Per Port Basic Control Register 2 (112h, 132h, 152h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 12h
 112h, 132h, 152h

width Control coandwidth liscarded but with ress and egress is 9/0Ah.15h.[15:8] gress or egress is 9/0Ah.15h.[3:0]
pandwidth liscarded but with ress and egress is 9/0Ah.15h.[15:8] gress or egress is
ress and egress is 9/0Ah.15h.[15:8] gress or egress is
ress and egress is 9/0Ah.15h.[15:8] gress or egress is
9/0Ah.15h.[15:8] gress or egress is
9/0Ah.15h.[15:8] gress or egress is
9/0Ah.15h.[15:8] gress or egress is
9/0Ah.15h.[15:8] gress or egress is
gress or egress is
0
9/UAN.15N.[3:U]
not Doolsoto
ast Packets
ets
7.0
ed
_
C
•





3		RO	0b	RESERVED
				Write as 0b, ignore when read
2	81h.[2]	PSE,RW	0b	MIRR_TX
	91h.[2]			TX Packet is Mirrored.
	A1h.[2]			The received packets are also forward to sniffer port.
				0: Don't mirror
				1: All transmitted packets is mirrored
1		RO	0b	RESERVED
				Write as 0b, ignore when read
0	81h.[0]	PSE,RW	0b	MIRR_RX
	91h.[0]			RX Packet is Mirrored.
	A1h.[0]			The received packets are also forward to sniffer port.
				0: Don't mirror
				1: All received packets is mirrored

## **7.2.4** Per Port Block Control Register 1 (113h, 133h, 153h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 13h
 113h, 133h, 153h

Bit	ROM	Туре	Default	Description
15:11		RO	0h	RESERVED
				Write as 0h, ignore when read
10:8	82h.[10:8]	PSE,RW	000b	BLK_MP[2:0]
	92h.[10:8]			Block Packet with Multicast DMAC
	A2h.[10:8]			[10]: Block such packet forward to port 2
				[09]: Block such packet forward to port 1
				[08]: Block such packet forward to port 0
				0: Disable
				1: Enable
7:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	82h.[2:0]	PSE,RW	000b	BLK_BP[2:0]
	92h.[2:0]			Block Packet with Broadcast DMAC
	A2h.[2:0]			[02]: Block such packet forward to port 2
				[01]: Block such packet forward to port 1
				[00]: Block such packet forward to port 0
				0: Disable
				1: Enable



## 7.2.5 Per Port Block Control Register 2 (114h, 134h, 154h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 14h
 114h, 134h, 154h

Bit	ROM	Туре	Default	Description
15:11		RO	0h	RESERVED
				Write as 0h, ignore when read
10:8	83h.[10:8]	PSE,RW	000b	BLK_UKP[2:0]
	93h.[10:8]			Block Packet with Unlearned Unicast DMAC
	A3h.[10:8]			[10]: Block such packet forward to port 2
				[09]: Block such packet forward to port 1
				[08]: Block such packet forward to port 0
				0: Disable
				1: Enable
7:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	83h.[2:0]	PSE,RW	000b	BLK_UP[2:0]
	93h.[2:0]			Block Packet with Unicast DMAC
	A3h.[2:0]			The received unicast packets are not forward to the assigned
				ports.
				[02]: Block such packet forward to port 2
				[01]: Block such packet forward to port 1
				[00]: Block such packet forward to port 0
				0: Disable
				1: Enable



## 7.2.6 Per Port Bandwidth Control Register (115h, 135h, 155h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 15h
 115h, 135h, 155h

Bit	ROM	Туре	Default	Description
15:12	84h.[15:12]	PSE,RW	0000b	INGRESS[3:0]
	94h.[15:12]			Ingress Rate Control (Separated mode)
	A4h.[15:12]			These bits define the bandwidth threshold that received packets over
				the threshold are discarded.
				0000: none
				0001: 64Kbps
				0010: 128Kbps
				0011: 256Kbps
				0100: 512Kbps
				0101: 1Mbps
				0110: 2Mbps
				0111: 4Mbps
				1000: 8Mbps
				1001: 16Mbps
				1010: 32Mbps
				1011: 48Mbps
				1100: 64Mbps
				1101: 72Mbps
				1110: 80Mbps
44.0				1111: 88Mbps
11:8	84h.[11:8]	PSE,RW	0000b	EGRESS[3:0]
	94h.[11:8]			Egress Rate Control
	A4h.[11:8]			These bits define the bandwidth threshold that transmitted packets
				over the threshold are discarded.
				0000: none
				0001: 64Kbps
				0010: 128Kbps
				0011: 256Kbps
				0100: 512Kbps
				0101: 1Mbps 0110: 2Mbps
				0110. 2Mbps 0111: 4Mbps
				1000: 8Mbps 1001: 16Mbps
				1001. 16Wibps 1010: 32Mbps
				1010. 32Mbps 1011: 48Mbps
				1100: 64Mbps
				1100: 04Nibps 1101: 72Mbps
				1110: 80Mbps
				1111: 88Mbps





			10/100	IVIOPS 3-port Etnemet Switch Controller with IVIII / RIVIII Interface
7:4	84h.[7:4]	PSE,RW	0000b	BSTH[3:0]
	94h.[7:4]	,		Broadcast Storm Threshold
	A4h.[7:4]			These bits define the bandwidth threshold that received broadcast
				packets over the threshold are discarded
				0000: no broadcast storm control
				0001: 8K packets/sec
				0010: 16K packets/sec
				0011: 64K packets/sec
				0100: 5%
				0101: 10%
				0110: 20%
				0111: 30%
				1000: 40%
				1001: 50%
				1010: 60%
				1011: 70%
				1100: 80%
				1101: 90%
				111X: no broadcast storm control
3:0	84h.[3:0]	PSE,RW	0000b	BW_CTRL[3:0]
	94h.[3:0]			Ingress and Egress Rate Control (Combined mode)
	A4h.[3:0]			Received and Transmitted Bandwidth Control
				These bits define the bandwidth threshold that transmitted or
				received packets over the threshold are discarded
				0000: none
				0001: 64Kbps
				0010: 128Kbps
				0011: 256Kbps
				0100: 512Kbps
				0101: 1Mbps
				0110: 2Mbps
				0111: 4Mbps
				1000: 8Mbps
				1001: 16Mbps
				1010: 32Mbps
				1011: 48Mbps
				1100: 64Mbps
				1101: 72Mbps
				1110: 80Mbps
				1111: 88Mbps

## 7.2.7 Per Port VLAN Tag Register (116h, 136h, 156h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 16h
 116h, 136h, 156h

Bit	ROM	Туре	Default	Description
15:13	85h.[15:13]	PSE,RW	000b	PPRI[2:0]
	95h.[15:13]			Port VLAN Priority
	A5h.[15:13]			
12	85h.[12]	PSE,RW	0b	PCFI
	95h.[12]			Port VLAN CFI
	A5h.[12]			
11:0	85h.[11:0]	PSE,RW	001h	PVID[11:0]
	95h.[11:0]			Port VLAN Identification
	A5h.[11:0]			

## 7.2.8 Per Port Priority & VLAN Control Register (117h, 137h, 157h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 17h
 117h, 137h, 157h

Bit	ROM	Туре	Default	Description
15		RO	0b	RESERVED Write as 0b, ignore when read
14	86h.[14] 96h.[14] A6h.[14]	PSE,RW	Ob	TAG_OUT Output Packet Tagging Enable The transmitted packets are containing VLAN tagged field 0: Disable 1: Enable
13	86h.[13] 96h.[13] A6h.[13]	PSE,RW	Ob	FIR_VIPORT Enable to Filter Packet with Incoming Port is Non-member in VLAN 0: Disable 1: Enable
12	86h.[12] 96h.[12] A6h.[12]	PSE,RW	Ob	NOTAG_IN Input Force No Tag Assume all received frame are untagged 0: Disable 1: Enable
11:10		RO	00b	RESERVED Write as 00b, ignore when read
9:8	86h.[9:8] 96h.[9:8] A6h.[9:8]	PSE,RW	00b	VLAN_IAC[1:0] VLAN Ingress Admit Control 00: Accept all frames 01: Accept VLAN-tagged frames only Untagged or priority tagged(VID=0) frames will be dropped 10: Accept untagged frames only 11: Accept frame's VID equal to ingress PVID
7		RO	0b	RESERVED Write as 0b, ignore when read





			10/100	TVIDPS 3-POR EUTETHER SWIRCH CONTROLLER WILL TVIII / TSIVIII II REHACE
6	86h.[6]	PSE,RW	0b	PRI_DIS
	96h.[6]			Priority Queue Disable
	A6h.[6]			Only one transmit queue is supported in this port
				0: Priority Queue is enabled
				1: Priority Queue is disabled
5	86h.[5]	PSE,RW	0b	WRR_EN
	96h.[5]			Priority Scheduling Algorithm
	A6h.[5]			0: Strict Priority Queuing(SPQ)
				1: Weighted Round Robin(WRR)
4	86h.[4]	PSE,RW	0b	TOS_PRI
	96h.[4]			Priority Classification IP ToS over VLAN
	A6h.[4]			If a IP packet with VLAN tag, the priority of this packet is
				decode from ToS field.
				0: Priority Classification base on VLAN
				1: Priority Classification base on IP ToS
3	86h.[3]	PSE,RW	0b	TOS_OFF
	96h.[3]			IP ToS Priority Classification Disable
	A6h.[3]			0: Classification is enabled
				1: Classification is disabled
2	86h.[2]	PSE,RW	0b	PRI_OFF
	96h.[2]			VLAN Priority Classification Disable
	A6h.[2]			0: Classification is enabled
				1: Classification is disabled
1:0	86h.[1:0]	PSE,RW	00b	P_PRI[1:0]
	96h.[1:0]			Port-based Priority Queue Number
	A6h.[1:0]			00: Queue 0
				01: Queue 1
				10: Queue 2
				11: Queue 3



# DM8603 Ethomot Switch Controller with MII / PMII Interface

## 7.2.9 Per Port Advanced Control Register (119h, 139h, 159h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 08h, 09h, 0Ah
 19h
 119h, 139h, 159h

Bit	ROM	Туре	Default	Description
15:9		RO	0h	RESERVED
				Write as 0h, ignore when read
8	88h.[8]	PSE,RW	0b	FAST_LEAVE
	98h.[8]			IGMP Snooping Fast Leave Enable
	A8h.[8]			0: Disable
				1: Enable
7:2		RO	0h	RESERVED
				Write as 0h, ignore when read
1:0		PS,RW	00b	STPS0[1:0]
				STP/RSTP Port State.
				There are 4 port states for supporting STP, and 3 port states for supporting RSTP.
				00: Forwarding State, The port transmits and receives packets normally & learning is enabled.
				01: Disabled State/Discarding, The port will only forward the
				packets that are to and from uP port (span packets) & learning is disabled.
				10: Learning State, The port will only forward the packets that are to and from uP port (span packets) & leaning is enabled.
				11: Blocking/Listening State, The port will only forward the packets
				that are to and from uP port (span packets) & learning is
				disabled.



#### 7.3 Global Switch Register

#### 7.3.1 Switch Status Register (210h)

PHY\_ADRREG\_ADRABS\_ADR10h10h210h

Bit	ROM	Туре	Default	Description
15:2		RO	0h	RESERVED
				Write as 0h, ignore when read
1		PS, RO	*	BIST_1
				Top-Memory BIST Status
				0: Pass
				1: Fail
0		PS, RO	*	BIST_0
				Packet-Memory BIST Status
				0: Pass
				1: Fail

#### 7.3.2 Switch Reset Register (211h)

PHY\_ADRREG\_ADRABS\_ADR10h11h211h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2		P, RW	0b	PD_ANLG
				Power down all analog PHY
1		P, RW	0b	RST_ANLG
				Analog PHY Core Reset
				Auto dear after 10us
0		P, RW	0b	RST_SW
				Switch Core Reset
				Auto dear after 10us



#### 7.3.3 Switch Control Register (212h)

PHY\_ADRREG\_ADRABS\_ADR10h12h212h

Bit	ROM	Туре	Default	Description
15:6		RO	0h	RESERVED
				Write as 0h, ignore when read
5	12h.[5]	PSE,RW	0b	FDX_FLOW
				Flow Control Option
				When set In full duplex mode, if link partner's flow control capability is
				disabled, the flow control of DM8603 corresponding port is also
				disabled. When this is "0", the flow control is controlled by REG
				08~0Ah.11h.[4].
4:3		RO	00b	RESERVED
				Write as 00b, ignore when read
2	12h.[2]	PSE,RW	0b	DIS_CRCC
				CRC Checking Disable
				0: CRC checking is enabled
				1: CRC checking is disabled
1:0		RO	00b	RESERVED
				Write as 00b, ignore when read

## 7.3.4 Mirror Control Register (213h)

PHY\_ADRREG\_ADRABS\_ADR10h13h213h

Bit	ROM	Туре	Default	Description
15:11		RO	0h	RESERVED
				Write as 0h, ignore when read
10	13h.[10]	PSE, RW	0b	MIRR_PAIR
				Mirror RX/TX Pair Mode Enable
				0: Disable (default)
				1: Enable
9:8		RO	00b	RESERVED
				Write as 00b, ignore when read
7	13h.[7]	PSE, RW	0b	STAG_TXE
				Special Tag Transmit Enable
				0: Doesn't insert the Special Tag for outgoing packets
				Identifies the Special Tag for outgoing packets
6	13h.[6]	PSE, RW	0b	STAG_RXE
				Special Tag Receive Enable
				0: Doesn't identify the Special Tag for incoming packets
				Identifies the Special Tag for incoming packets
5			0b	RESERVED
				Write as 0b, ignore when read





4:3	13h.[4:3]	PSE, RW	00b	SNF_PORT[1:0]
				Sniffer Port Number
				00: Sniffer Port is Port 0
				01: Sniffer Port is Port 1
				10: Sniffer Port is Port 2
				11: Reserved
2:0		RO	000b	RESERVED
				Write as 000b, ignore when read

#### 7.3.5 Special Tag Ether-Type Register (214h)

PHY\_ADRREG\_ADRABS\_ADR10h14h214h

Bit	ROM	Type	Default	Description
15:0	14h	PSE,RW	8606h	STAG_ETYPE[15:0]
				Special Tag Ether-Type

## 7.3.6 Global Learning & Aging Control Register (215h)

PHY\_ADRREG\_ADRABS\_ADR10h15h215h

Bit	ROM	Туре	Default	Description
15:6		RO	0h	RESERVED
				Write as 0h, ignore when read
5	15h.[5]	PSE,RW	0b	LRN_PAUSE
				Learn PAUSE Frame
				0: Disable (default)
				1: Enable
4	15h.[4]	PSE,RW	0b	LRN_VLAN
				Address Learning Consider VLAN Member
				0: Address learning despite VLAN member (default)
				1: Address learning is disable, if incoming port doesn't exist in its
				member set.
3:2		RO	00b	RESERVED
				Write as 00b, ignore when read
1:0	15h.[1:0]	PSE,RW	00b	AGE_TIME[1:0]
				Aging Time Value
				00: 512 sec
				01: 256 sec
				10: 128 sec
				11: 64 sec

## 7.3.7 VLAN Priority Map Register (217h)

PHY\_ADRREG\_ADRABS\_ADR10h17h217h

Bit	ROM	Туре	Default	Description
15:14	1Ch.[15:14]	PSE,RW	11b	VLAN_PM7[1:0]
				VLAN tag priority value = 07h
13:12	1Ch.[13:12]	PSE,RW	11b	VLAN_PM6[1:0]
				VLAN tag priority value = 06h
11:10	1Ch.[11:10]	PSE,RW	10b	VLAN_PM5[1:0]
				VLAN tag priority value = 05h
9:8	1Ch.[9:8]	PSE,RW	10b	VLAN_PM4[1:0]
				VLAN tag priority value = 04h
7:6	1Ch.[7:6]	PSE,RW	01b	VLAN_PM3[1:0]
				VLAN tag priority value = 03h
5:4	1Ch.[5:4]	PSE,RW	01b	VLAN_PM2[1:0]
				VLAN tag priority value = 02h
3:2	1Ch.[3:2]	PSE,RW	00b	VLAN_PM1[1:0]
				VLAN tag priority value = 01h
1:0	1Ch.[1:0]	PSE,RW	00b	VLAN_PM0[1:0]
				VLAN tag priority value = 00h

## 7.3.8 TOS Priority Map Register 1 (218h)

PHY\_ADRREG\_ADRABS\_ADR10h18h218h

Bit	ROM	Туре	Default	Description
15:14	1Dh.[15:14]	PSE,RW	11b	TOS_PM07[1:0]
				TOS value = 07h
13:12	1Dh.[13:12]	PSE,RW	11b	TOS_PM06[1:0]
				TOS value = 06h
11:10	1Dh.[11:10]	PSE,RW	10b	TOS_PM05[1:0]
				TOS value = 05h
9:8	1Dh.[9:8]	PSE,RW	10b	TOS_PM04[1:0]
				TOS value = 04h
7:6	1Dh.[7:6]	PSE,RW	01b	TOS_PM03[1:0]
				TOS value = 03h
5:4	1Dh.[5:4]	PSE,RW	01b	TOS_PM02[1:0]
				TOS value = 02h
3:2	1Dh.[3:2]	PSE,RW	00b	TOS_PM01[1:0]
				TOS value = 01h
1:0	1Dh.[1:0]	PSE,RW	00b	TOS_PM00[1:0]
				TOS value = 00h



## 7.3.9 TOS Priority Map Register 2 (219h)

PHY\_ADRREG\_ADRABS\_ADR10h19h219h

Bit	ROM	Туре	Default	Description
15:14	1Eh.[15:14]	PSE,RW	00b	TOS_PM0F[1:0]
				TOS value = 0Fh
13:12	1Eh.[13:12]	PSE,RW	00b	TOS_PM0E[1:0]
				TOS value = 0Eh
11:10	1Eh.[11:10]	PSE,RW	00b	TOS_PM0D[1:0]
				TOS value = 0Dh
9:8	1Eh.[9:8]	PSE,RW	00b	TOS_PM0C[1:0]
				TOS value = 0Ch
7:6	1Eh.[7:6]	PSE,RW	00b	TOS_PM0B[1:0]
				TOS value = 0Bh
5:4	1Eh.[5:4]	PSE,RW	00b	TOS_PM0A[1:0]
				TOS value = 0Ah
3:2	1Eh.[3:2]	PSE,RW	00b	TOS_PM09[1:0]
				TOS value = 09h
1:0	1Eh.[1:0]	PSE,RW	00b	TOS_PM08[1:0]
				TOS value = 08h

## 7.3.10 TOS Priority Map Register 3 (21Ah)

PHY\_ADRREG\_ADRABS\_ADR10h1Ah21Ah

Bit	ROM	Туре	Default	Description
15:14	1Fh.[15:14]	PSE,RW	01b	TOS_PM17[1:0]
				TOS value = 17h
13:12	1Fh.[13:12]	PSE,RW	01b	TOS_PM16[1:0]
				TOS value = 16h
11:10	1Fh.[11:10]	PSE,RW	01b	TOS_PM15[1:0]
				TOS value = 15h
9:8	1Fh.[9:8]	PSE,RW	01b	TOS_PM14[1:0]
				TOS value = 14h
7:6	1Fh.[7:6]	PSE,RW	01b	TOS_PM13[1:0]
				TOS value = 13h
5:4	1Fh.[5:4]	PSE,RW	01b	TOS_PM12[1:0]
				TOS value = 12h
3:2	1Fh.[3:2]	PSE,RW	01b	TOS_PM11[1:0]
				TOS value = 11h
1:0	1Fh.[1:0]	PSE,RW	01b	TOS_PM10[1:0]
				TOS value = 10h



## 7.3.11 TOS Priority Map Register 4 (21Bh)

PHY\_ADRREG\_ADRABS\_ADR10h1Bh21Bh

Bit	ROM	Туре	Default	Description
15:14	20h.[15:14]	PSE,RW	01b	TOS_PM1F[1:0]
				TOS value = 1Fh
13:12	20h.[13:12]	PSE,RW	01b	TOS_PM1E[1:0]
				TOS value = 1Eh
11:10	20h.[11:10]	PSE,RW	01b	TOS_PM1D[1:0]
				TOS value = 1Dh
9:8	20h.[9:8]	PSE,RW	01b	TOS_PM1C[1:0]
				TOS value = 1Ch
7:6	20h.[7:6]	PSE,RW	01b	TOS_PM1B[1:0]
				TOS value = 1Bh
5:4	20h.[5:4]	PSE,RW	01b	TOS_PM1A[1:0]
				TOS value = 1Ah
3:2	20h.[3:2]	PSE,RW	01b	TOS_PM19[1:0]
				TOS value = 19h
1:0	20h. [1:0]	PSE,RW	01b	TOS_PM18[1:0]
				TOS value = 18h

## 7.3.12 TOS Priority Map Register 5 (21Ch)

PHY\_ADRREG\_ADRABS\_ADR10h1Ch21Ch

Bit	ROM	Туре	Default	Description
15:14	21h.[15:14]	PSE,RW	10b	TOS_PM27[1:0]
				TOS value = 27h
13:12	21h.[13:12]	PSE,RW	10b	TOS_PM26[1:0]
				TOS value = 26h
11:10	21h.[11:10]	PSE,RW	10b	TOS_PM25[1:0]
				TOS value = 25h
9:8	21h.[9:8]	PSE,RW	10b	TOS_PM24[1:0]
				TOS value = 24h
7:6	21h.[7:6]	PSE,RW	10b	TOS_PM23[1:0]
				TOS value = 23h
5:4	21h.[5:4]	PSE,RW	10b	TOS_PM22[1:0]
				TOS value = 22h
3:2	21h.[3:2]	PSE,RW	10b	TOS_PM21[1:0]
				TOS value = 21h
1:0	21h.[1:0]	PSE,RW	10b	TOS_PM20[1:0]
				TOS value = 20h

## 7.3.13 TOS Priority Map Register 6 (21Dh)

PHY\_ADRREG\_ADRABS\_ADR10h1Dh21Dh

Bit	ROM	Туре	Default	Description
15:14	22h.[15:14]	PSE,RW	10b	TOS_PM2F[1:0]
				TOS value = 2Fh
13:12	22h.[13:12]	PSE,RW	10b	TOS_PM2E[1:0]
				TOS value = 2Eh
11:10	22h.[11:10]	PSE,RW	10b	TOS_PM2D[1:0]
				TOS value = 2Dh
9:8	22h.[9:8]	PSE,RW	10b	TOS_PM2C[1:0]
				TOS value = 2Ch
7:6	22h.[7:6]	PSE,RW	10b	TOS_PM2B[1:0]
				TOS value = 2Bh
5:4	22h.[5:4]	PSE,RW	10b	TOS_PM2A[1:0]
				TOS value = 2Ah
3:2	22h.[3:2]	PSE,RW	10b	TOS_PM29[1:0]
				TOS value = 29h
1:0	22h.[1:0]	PSE,RW	10b	TOS_PM28[1:0]
				TOS value = 28h

## 7.3.14 TOS Priority Map Register 7 (21Eh)

PHY\_ADRREG\_ADRABS\_ADR10h1Eh21Eh

Bit	ROM	Туре	Default	Description
15:14	23h.[15:14]	PSE,RW	11b	TOS_PM37[1:0]
				TOS value = 37h
13:12	23h.[13:12]	PSE,RW	11b	TOS_PM36[1:0]
				TOS value = 36h
11:10	23h.[11:10]	PSE,RW	11b	TOS_PM35[1:0]
				TOS value = 35h
9:8	23h.[9:8]	PSE,RW	11b	TOS_PM34[1:0]
				TOS value = 34h
7:6	23h.[7:6]	PSE,RW	11b	TOS_PM33[1:0]
				TOS value = 33h
5:4	23h.[5:4]	PSE,RW	11b	TOS_PM32[1:0]
				TOS value = 32h
3:2	23h.[3:2]	PSE,RW	11b	TOS_PM31[1:0]
				TOS value = 31h
1:0	23h.[1:0]	PSE,RW	11b	TOS_PM30[1:0]
				TOS value = 30h



## 7.3.15 TOS Priority Map Register 8 (21Fh)

PHY\_ADRREG\_ADRABS\_ADR10h1Fh21Fh

Bit	ROM	Туре	Default	Description
15:14	24h.[15:14]	PSE,RW	11b	TOS_PM3F[1:0]
				TOS value = 3Fh
13:12	24h.[13:12]	PSE,RW	11b	TOS_PM3E[1:0]
				TOS value = 3Eh
11:10	24h.[11:10]	PSE,RW	11b	TOS_PM3D[1:0]
				TOS value = 3Dh
9:8	24h.[9:8]	PSE,RW	11b	TOS_PM3C[1:0]
				TOS value = 3Ch
7:6	24h.[7:6]	PSE,RW	11b	TOS_PM3B[1:0]
				TOS value = 3Bh
5:4	24h.[5:4]	PSE,RW	11b	TOS_PM3A[1:0]
				TOS value = 3Ah
3:2	24h.[3:2]	PSE,RW	11b	TOS_PM39[1:0]
				TOS value = 39h
1:0	24h.[1:0]	PSE,RW	11b	TOS_PM38[1:0]
				TOS value = 38h



#### 7.3.16 MIB Counter Disable Register (230h)

PHY\_ADRREG\_ADRABS\_ADR11h10h230h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	16h.[2:0]	PSE,RW	000b	MIB_DIS[2:0]
				Per-Port MIB Counter Disable
				[2] Port2 MIB counter disabled
				[1] Port1 MIB counter disabled
				[0] Port0 MIB counter disabled
				0: Enable
				1: Disable

## 7.3.17 MIB Counter Control Register (231h)

PHY\_ADRREG\_ADRABS\_ADR11h11h231h

Bit	ROM	Туре	Default	Description
15		PS,RO	0b	MIB_READY
				Counter Data is Ready
14:10		RO	0h	RESERVED
				Write as 0h, ignore when read
9:8		PS,RW	00b	MIB_CMD[1:0]
				Command
				00: Clear after read
				01: Read only
				10: Clear specified port
				11: Clear all ports
7		RO	0b	RESERVED
				Write as 0b, ignore when read
6:5		PS,RW	00b	MIB_PORT[1:0]
				Port Index (0~2)
4:0		PS,RW	00000b	MIB_OFFSET[4:0]
				Counter Offset (0~9)



#### 7.3.18 MIB Counter Data Register 1 (232h)

REG\_ADR PHY\_ADR ABS\_ADR 232h 11h 12h

Bit	ROM	Туре	Default	Description
15:0		PS,RW	0h	MIB_DL[15:0]
				Counter Data Low Byte (Bit 15:00)

#### 7.3.19 MIB Counter Data Register 2 (233h)

PHY\_ADR **REG ADR ABS ADR** 233h 11h 13h

Bit	ROM	Туре	Default	Description
15:0		PS,RW	0h	MIB_DH[15:0]
				Counter Data High Byte(Bit 31:16)

MIB Counter (OFFSET 00h): RX Byte Counter Register

MIB Counter (OFFSET 01h): RX Uni-cast Packet Counter Register

MIB Counter (OFFSET 02h): RX Multi-cast Packet Counter Register

MIB Counter (OFFSET 03h): RX Discard Packet Counter Register

MIB Counter (OFFSET 04h): RX Error Packet Counter Register

MIB Counter (OFFSET 05h): TX Byte Counter Register

MIB Counter (OFFSET 06h): TX Uni-cast Packet Counter Register

MIB Counter (OFFSET 07h): TX Multi-cast Packet Counter Register

MIB Counter (OFFSET 08h): TX Discard Packet Counter Register

MIB Counter (OFFSET 09h): TX Error Packet Counter Register



## 7.3.20 VLAN Mode & Rule Control Register (23Eh)

PHY\_ADRREG\_ADRABS\_ADR11h1Eh23Eh





1	31h.[1]	PSE,RW	Ob	VLAN_RPRI Replace VLAN Priority Replace the received packet's VLAN priority by REG 08h/09h/0Ah.16h.[15:13] 0: Disable 1: Enable
0	31h.[0]	PSE,RW	0b	VLAN Mode Selection 0: Port-based VLAN 1: Tag-based VLAN



#### 7.3.21 VLAN Table Register 0 (270h)

PHY\_ADR REG\_ADR ABS\_ADR 13h 10h 270h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	43h.[2:0]	PSE,RW	111b	VTAB_VMB0[2:0]
				VLAN Entry 0 VLAN Member

### 7.3.22 VLAN Table Register 1 (271h)

PHY\_ADR REG\_ADR ABS\_ADR 13h 11h 271h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	44h.[2:0]	PSE,RW	111b	VTAB_VMB1[2:0]
				VLAN Entry 1 VLAN Member

#### 7.3.23 VLAN Table Register 2 (272h)

PHY\_ADR REG\_ADR ABS\_ADR 13h 12h 272h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	45h.[2:0]	PSE,RW	111b	VTAB_VMB2[2:0]
				VLAN Entry 2 VLAN Member

#### 7.3.24 VLAN Table Register 3 (273h)

**REG\_ADR** PHY\_ADR ABS\_ADR 13h 13h 273h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	46h.[2:0]	PSE,RW	111b	VTAB_VMB3[2:0]
				VLAN Entry 3 VLAN Member



#### 7.3.25 VLAN Table Register 4 (274h)

PHY\_ADR REG\_ADR ABS\_ADR 13h 14h 274h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	47h.[2:0]	PSE,RW	111b	VTAB_VMB4[2:0]
				VLAN Entry 4 VLAN Member

### 7.3.26 VLAN Table Register 5 (275h)

 PHY\_ADR
 REG\_ADR
 ABS\_ADR

 13h
 15h
 275h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	48h.[2:0]	PSE,RW	111b	VTAB_VMB5[2:0]
				VLAN Entry 5 VLAN Member

#### 7.3.27 VLAN Table Register 6 (276h)

PHY\_ADR REG\_ADR ABS\_ADR 13h 16h 276h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	49h.[2:0]	PSE,RW	111b	VTAB_VMB6[2:0]
				VLAN Entry 6 VLAN Member

#### 7.3.28 VLAN Table Register 7 (277h)

PHY\_ADRREG\_ADRABS\_ADR13h17h277h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	4Ah.[2:0]	PSE,RW	111b	VTAB_VMB7[2:0]
				VLAN Entry 7 VLAN Member



#### 7.3.29 VLAN Table Register 8 (278h)

PHY\_ADR REG\_ADR ABS\_ADR 13h 18h 278h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	4Bh.[2:0]	PSE,RW	111b	VTAB_VMB8[2:0]
				VLAN Entry 8 VLAN Member

### 7.3.30 VLAN Table Register 9 (279h)

PHY\_ADR REG\_ADR ABS\_ADR 13h 19h 279h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	4Ch.[2:0]	PSE,RW	111b	VTAB_VMB9[2:0]
				VLAN Entry 9 VLAN Member

#### 7.3.31 VLAN Table Register 10 (27Ah)

PHY\_ADR REG\_ADR ABS\_ADR 13h 1Ah 27Ah

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	4Dh.[2:0]	PSE,RW	111b	VTAB_VMB10[2:0]
				VLAN Entry 10 VLAN Member

#### 7.3.32 VLAN Table Register 11 (27Bh)

**REG\_ADR** PHY\_ADR ABS\_ADR 13h 1Bh 27Bh

Bit	ROM	Type	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	4Eh.[2:0]	PSE,RW	111b	VTAB_VMB11[2:0]
				VLAN Entry 11 VLAN Member



#### 7.3.33 VLAN Table Register 12 (27Ch)

PHY\_ADR REG\_ADR ABS\_ADR 27Ch 13h 1Ch

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	4Fh.[2:0]	PSE,RW	111b	VTAB_VMB12[2:0]
				VLAN Entry 12 VLAN Member

### 7.3.34 VLAN Table Register 13 (27Dh)

PHY\_ADR REG\_ADR ABS\_ADR 13h 1Ch 27Dh

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	50h.[2:0]	PSE,RW	111b	VTAB_VMB13[2:0]
				VLAN Entry 13 VLAN Member

#### 7.3.35 VLAN Table Register 14 (27Eh)

PHY\_ADR REG\_ADR ABS\_ADR 1Eh 27Eh 13h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	51h.[2:0]	PSE,RW	111b	VTAB_VMB14[2:0]
				VLAN Entry 14 VLAN Member

#### 7.3.36 VLAN Table Register 15 (27Fh)

**REG\_ADR** PHY\_ADR ABS\_ADR 13h 1Fh 27Fh

Bit	ROM	Type	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0	52h.[2:0]	PSE,RW	111b	VTAB_VMB15[2:0]
				VLAN Entry 15 VLAN Member



#### 7.3.37 STP Control Register (292h)

PHY\_ADRREG\_ADRABS\_ADR14h12h292h

Bit	ROM	Туре	Default	Description
15:1		RO	0h	RESERVED
				Write as 0h, ignore when read
0		PS,RW	0b	STPEN
				Spanning Tree Protocol Enable
				0: Disable
				1: Enable

## 7.3.38 Snooping Control Register 1 (29Bh)

PHY\_ADRREG\_ADRABS\_ADR14h1Bh29Bh

Bit	ROM	Type	Default	Description
15:11		RO	0h	RESERVED
				Write as 0h, ignore when read
10:8	17h.[10:8]	PSE,RW	111b	RPP[2:0]
				Router Port Portmap
				Bit0: Port 0
				Bit1: Port 1
				Bit2: Port 2
7	17h. [8]	PSE,RW	0b	UD_RP
				User-defined Router Port Enable
				0: Router port is manipulated by hardware
				1: Router port is user-defined
6		RO	0b	RESERVED
				Write as 0b, ignore when read
5:4	17h. [5:4]	PSE,RW	00b	MCP_H[1:0]
				Multicast Control Packet Handle
				00: Forward Membership Reports to router port. General Query to
				all port.
				01: Mirror to CPU (Forward to CPU also)
				10: Trap to CPU (Forward to CPU only)
				11: Flood
3:2	17h. [3:2]	PSE,RW	00b	UMD_CTRL[1:0]
				Unregistered Multicast Data Packet Handle
				00: As normal multicast packets
				01: Dropped
				10: Trap to CPU
	4 -	DOE DV:		11: Flood except CPU
1	17h. [1]	PSE,RW	0b	MLDS_EN
				MLD Snooping Enable
				0: Disable
				1: Enable





0	17h. [0]	PSE,RW	0b	HIGS_EN
				Hardware IGMP Snooping Enable
				0: Disable
				1: Enable

## 7.3.39 Snooping Control Register 2 (29Ch)

PHY\_ADRREG\_ADRABS\_ADR14h1Ch29Ch

Bit	ROM	Туре	Default	Description
15:13		RO	000b	RESERVED
				Write as 000b, ignore when read
12	18h.[12]	PSE,RW	0b	IGS_TODIS
				IGMP Snooping Timeout Scheme Disable
				0: Timeout is enabled
				1: Timeout is disabled
11:10	18h. [11:10]	PSE,RW	10b	RP_TV[1:0]
				Router Port Timeout Value Selection
				00: 1 times of Query Interval
				01: 2 times of Query Interval
				10: 3 times of Query Interval (default)
				11: 4 times of Query Interval
9:8	18h. [9:8]	PSE,RW	01b	IGS_RV[1:0]
				Robustness Variable
				00: 1 times
				01: 2 times (default)
				10: 3 times
				11: 4 times
7:0	18h. [7:0]	PSE,RW	7Dh	IGS_QI[7:0]
				Query Interval
				Default = 8'h7D (sec)



## 7.3.40 Address Table Control & Status Register (2B0h)

PHY\_ADRREG\_ADRABS\_ADR15h10h2B0h

Bit	ROM	Туре	Default	Description
15		PS,RO	0b	ATB S
		, 5,, 15		Address Table Access is Busy
				0: Available (Access process is completed)
				1: Busy (Access process is operating)
14:13		PS,RW	00b	ATB CR[1:0]
		,		Address Table Command Result
				00: Command OK, entry doesn't exist
				a. Create an new entry
				(Write Command)
				b. Do noting
				(Delete Command)
				c. not found
				(Search Command)
				d. Entry is invalid
				(Read Command)
				01: Command OK, entry is exist
				a. Overwrite entry
				(Write Command)
				b. Delete entry
				(Delete Command)
				c. Entry found
				(Search Command)
				d. Entry is valid
				(Read Command)
				1X: Command Error
12:5		RO	0h	RESERVED
				Write as 0h, ignore when read
4:2		PS,RW	000b	ATB_CMD[2:0]
				Command
				000: Read a entry with sequence number of
				address table
				001: Write a entry with MAC address
				010: Delete a entry with MAC address
				011: Search a entry with MAC address
1:0		PS,RW	00b	ATB_IDX[1:0]
				Address Table Index
				00: Unicast Address Table
				01: Multicast Address Table
				10: IGMP Table
				11: Reserved



## 7.3.41 Address Table Data Register 1 (2B1h)

PHY\_ADR REG\_ADR ABS\_ADR 15h 11h 2B1h

Bit	ROM	Туре	Default	Description
15:3		RO	0h	RESERVED
				Write as 0h, ignore when read
2:0		PS,RW	000b	ATB_PORT[2:0]
				Address Table Port Number or Port Map

### 7.3.42 Address Table Data Register 2 (2B2h)

PHY\_ADR ABS\_ADR REG\_ADR 15h 12h 2B2h

Bit	ROM	Туре	Default	Description
15:0		PS,RW	0h	ATB_DW1[15:0]
				Address Table Data Word 1

#### 7.3.43 Address Table Data Register 3 (2B3h)

PHY\_ADR REG\_ADR ABS\_ADR 15h 13h 2B3h

Bit	ROM	Туре	Default	Description
15:0		PS,RW	0h	ATB_DW2[15:0]
				Address Table Data Word 2

#### 7.3.44 Address Table Data Register 4 (2B4h)

PHY\_ADR REG\_ADR ABS\_ADR 15h 14h 2B4h

Bit	ROM	Туре	Default	Description
15:0		PS,RW	0h	ATB_DW3[15:0]
				Address Table Data Word 3

#### 7.3.45 Address Table Data 4 Register (2B5h)

PHY\_ADR REG\_ADR ABS\_ADR 15h 2B5h 15h

Bit	ROM	Туре	Default	Description
15:0		PS,RW	0h	ATB_DW4[15:0]
				Address Table Data Word 4

#### 7.3.46 Vendor ID Register (310h)





PHY\_ADRREG\_ADRABS\_ADR18h10h310h

Bit	ROM	Туре	Default	Description
15:0	04H.[15:0]	PE,RO	0A46h	VID[15:0] Vendor ID

#### 7.3.47 Product ID Register (311h)

PHY\_ADRREG\_ADRABS\_ADR18h11h311h

Bit	ROM	Туре	Default	Description
15:0	05h.[15:0]	PE,RO	8603h	PID[15:0]
				Product ID



## 7.3.48 Port 2 MAC Control Register (315h)

PHY\_ADRREG\_ADRABS\_ADR18h15h315h

<b>D</b> 11	2011	_	<b>D</b> 4 1:	2 14
Bit	ROM	Туре	Default	Description
15:10		RO	0h	RESERVED
				Write as 0h, ignore when read
9:8	0Dh.[9:8]	PE,RW	01b	P2_CURR[9:8]
				Port 2 TXD/TXE Current Driving/Sinking Capability
				00: 2mA
				01: 4mA (default)
				10: 6mA
				11: 8mA
7:4		RO	0h	RESERVED
				Write as 0h, ignore when read
3	0Dh. [3]	PSET,RW	*	P2_MODE
				Port2 status in auto-polling mode for MII/RevMII/RMII
				0: Auto-polling mode
				1: Force mode
				* The default value comes from the strap pin (P2_TXE) and
				EEPROM loading sequentially:
				P2_TXE
				0: pull-low
				1: pull-high
2	0Dh. [2]	PSE,RW	0b	P2_LINK
				When Port2 in force mode for MII/RevMII/RMII
				0: Link ON
				1: Link OFF
1	0Dh. [1]	PSE,RW	0b	P2_DPX
			When Port2 in force mode for MII/RevMII/RMII	
				0: Full-duplex mode
				1: Half-duplex mode
0	0Dh. [0]	PSET,RW	*	P2_SPEED
				When Port2 in force mode for MII/RevMII/RMII
				0: 100M mode
				1: 10M mode
				*The defect while comes from the effect of 'CO TVC FECTO'.
				* The default value comes from the strap pins (P2_TXE, EECK) and
				EEPROM loading sequentially:
				P2_TXE EECK
				0: pull-low don't care
				0: pull-high pull-high
				1: pull-high pull-low



#### 7.3.49 EEPROM Control & Address Register (31Ah)

PHY\_ADRREG\_ADRABS\_ADR18h1Ah31Ah

Bit	ROM	Туре	Default	Description
15:8		PS,RW	0h	EROA[7:0] EEPROM Word Address
7		RO	0b	RESERVED
				Write as 0b, ignore when read
6		P,RW	1b	EETYPE
				EEPROM Type
				0: 93C46
				1: 93C56/66(Default)
5		PS,RW	0b	REEP
				Reload EEPROM.
				User needs to clear it up after the operation completes
4		PS,RW	0b	WEP
				Write EEPROM Enable
				0: EEPROM write operation is disabled
				1: EEPROM write operation is enabled
3		PS,RW	0b	EPOS
				External PHY Operation Select
				0: Select EEPROM
				1: Select External PHY
2		PS,RW	0b	ERPRR
				EEPROM Read Command
				User needs to clear it up after the operation completes
1		PS,RW	0b	ERPRW
				EEPROM Write Command
				User needs to clear it up after the operation completes
0		PS,RO	0b	ERRE
				EEPROM or PHY Access Status
				0: Idle
				1: EEPROM or PHY access is in progress

## 7.3.50 EEPROM Data Register (31Bh)

PHY\_ADRREG\_ADRABS\_ADR18h1Bh31Bh

Bit	ROM	Туре	Default	Description
15:0		PS,RW	0h	EE_DATA[15:0]
				EEPROM 16bit Data

#### 7.3.51 Strap Pin Control & Status Register (31Ch)

PHY\_ADRREG\_ADRABS\_ADR18h1Ch31Ch

Bit	ROM	Type	Default	Description
15		PT,RO	*	H_TEST3
				hard-strap TEST3
				* The default value depend on the pin, TEST3
14		PT,RO	*	H_TEST2
				hard-strap TEST2
				* The default value depend on the pin, TEST2
13		PT,RO	*	H_TEST1
				hard-strap TEST1
				* The default value depend on the pin, TEST1
12		RW		RESERVED
				Write as 0b, ignore when read
11		RO		RESERVED
				Write as 0b, ignore when read
10		PT,RO	*	H_EECS
		,		hard-strap EECS
				* The default value depend on the strap pin, EECS
9		PT,RO	*	H_EECK
				hard-strap EECK
				* The default value depend on the strap pin, EECK
8:6		RO		RESERVED
				Write as 000b, ignore when read
5		PT,RW	*	HS_TXER2
				hard-strap/soft-strap P2_TXER
				* The default value depend on the strap pin, P2_TXER
4		PT,RW	*	HS_TXE2
				hard-strap/soft-strap P2_TXE
				* The default value depend on the strap pin, P2_TXE
3		PT,RW	*	HS_TXD23
				hard-strap/soft-strap P2_TXD3
				* The default value depend on the strap pin, P2_TXD3
2		PT,RW	*	HS_TXD22
				hard-strap/soft-strap P2_TXD2
				* The default value depend on the strap pin, P2_TXD2
1:0		RW		RESERVED
				Write as 0b, ignore when read

#### Note

- 1. The default value of Hard-strap in REG 18h.1Ch depends on each pins' strap setting when power-on reset, refer to the section 5.8 Strap Pins Table for more detail.
- 2. The Hard-strap's setting can be overridden via Soft-strap (REG 18h.1Ch.[5:0]). The updated setting will be applied until software reset is asserted (write REG 10h.11h.[0] to 1).



## 7.3.52 SMI Bus Error Check Register (339h)

PHY\_ADRREG\_ADRABS\_ADR19h19h339h

Bit	ROM	Туре	Default	Description
15:9		RO	0h	RESERVED
				Write as 0h, ignore when read
8		PS,RO	0b	SMI_ERR
				SMI Bus Error Status(Read only)
				0: Checksum check correct
				1: Checksum check error
7:0		PS,RW	0h	SMI_CSUM[7:0]
				SMI Bus Command Checksum
				Calculated checksum value by HW

#### 7.3.53 SMI Bus Control Register (33Ah)

PHY\_ADRREG\_ADRABS\_ADR19h1Ah33Ah

Bit	ROM	Туре	Default	Description
15:1		RO	0h	RESERVED
				Write as 0h, ignore when read
0		P,RW	0b	SMI_ECE
				SMI Bus Error Check Enable
				0: Disable
				1: Enable



#### 7.3.54 PHY Control Register (33Eh)

PHY\_ADRREG\_ADRABS\_ADR19h1Eh33Eh

Bit	ROM	Туре	Default	Description
15	07h.[15]	PSE,RW	0b	MDIX_DIS_P0
				Port0 Auto-MDIX Control
				0: Auto_MDIX Enable
				1: Auto_MDIX Disable
14	07h. [14]	PSE,RW	0b	MDIX_DIS_P1
				Port1 Auto-MDIX Control
				0: Auto_MDIX Enable
			1: Auto_MDIX Disable	
13:9		RO	0h	RESERVED
				Write as 0h, ignore when read
8	07h. [8]	PSET,RW	0b	RESERVED
			Write as 0h in application	
7:4		RO	0h	RESERVED
			Write as 0h, ignore when read	
3:0		PS,RW	3h	I_TUNE_TX[3:0]
				TX Operation Current
				To tune the TX operation current

#### Note:

There are two method to control Auto-MDIX ability on each port, Switch REG 19h.1Eh.[15:14] and per-port's PHY REG 02h/03h.14h.[4]. For instance, we can control port 0's Auto-MDIX ability by:

Auto-MDIX	Switch REG 19h.1Eh.[15]	Port 0's PHY REG 02h.14h.[4]
Enable	0	0
Disable	1	Don't care
Disable	Don't care	1

# 8. EEPROM Format

Name	Word	Description
Signature	00h	When this word is 1049h, the EEPROM data is valid and can be
		loaded to DM8603.
RESERVED	01h~02h	Reserved
		Set to "0000h" in application
Load Control 0	03h	Bit [01:00] = Load enable of word 04h & 05h 01b: Enable, 00b/10b/11b: Disable  Bit [03:02] = Reserved Set to "00b" or "11b" in application  Bit [05:04] = Load enable of word 07h 01b: Enable, 00b/10b/11b: Disable  Bit [07:06] = Load enable of word 09h & 0Ah
		O1b: Enable, 00b/10b/11b: Disable  Bit [09:08] = Load enable of word 0Dh  01b: Enable, 00b/10b/11b: Disable
		Bit [11:10] = Reserved Set to "00b" or "11b" in application  Bit [13:12] = Reserved Set to "00b" or "11b" in application
		Bit [15:14] = Reserved Set to "00b" or "11b" in application
Vendor ID	04h	2 byte vendor ID (Default: 0A46h) If bit [1:0] of word 03h is "01b", Bit [15:0] will be loaded to REG 18h.10h
Product ID	05h	2 byte product ID (Default: 8603h)  If bit [1:0] of word 03h is "01b",  Bit [15:0] will be loaded to REG 18h.11h
RESERVED	06h	Reserved Set to "0000h" in application
PHY control	07h	PHY Auto-MDIX Control  If bit [5:4] of word 03h is "01b",  Bit [07:00] = Reserved  Bit [08] = Reserved  Bit [13:09] = Reserved  Bit [14] = Port 1 AUTO-MDIX control  1: ON, 0: OFF(default ON)  Bit [15] = Port 0 AUTO-MDIX control  1: ON 0: OFF(default ON)
RESERVED	08h	Reserved Set to "0000h" in application
PHY Vendor ID	09h	2 byte PHY ID1 If bit [7:6] of word 03h is "01b", Bit[15:0] will be loaded to PHY Vendor ID.
PHY Device ID	0Ah	2 byte PHY ID2 If bit [7:6] of word 03h is "01b", Bit[15:0] will be loaded to PHY Device ID.
RESERVED	0Bh~0Ch	Reserved Set to "0000h" in application
Port 2 MAC Control	0Dh	Port 2 MAC Control If bit [9:8] of word 03h is "01b",



		10/100 Mbps 3-port Etnemet Switch Controller with Mill / RM
		Bit [15:0] will be loaded to REG 18h.15h
Load Control 1	0Eh	Bit [01:00] = Load enable of word 12h ~ 16h
		01b: Enable, 00b/10b/11b: Disable
		Bit [03:02] = Load enable of word 17h &18h
		01b: Enable, 00b/10b/11b: Disable
		Bit [05:04] = Load enable of word 1Ch ~ 24h
		01b: Enable, 00b/10b/11b: Disable
		Bit [07:06] = Reserved
		Set to "00b" or "11b" in application
		Bit [09:08] = Load enable of word 31h ~ 52h
		01b: Enable, 00b/10b/11b: Disable
		Bit [11:10] = Reserved
		Set to "00b" or "11b" in application
		Bit [13:12] = Reserved
		Set to "00b" or "11b" in application
		Bit [15:14] = Reserved
		Set to "00b" or "11b" in application
Load Control 2	0Fh	Bit [01:00] = Load enable of word 80h ~ 8Ah
		01b: Enable, 00b/10b/11b: Disable
		Bit [03:02] = Load enable of word 90h ~ 9Ah
		01b: Enable, 00b/10b/11b: Disable
		Bit [05:04] = Load enable of word A0h ~ AAh
		01b: Enable, 00b/10b/11b: Disable
		Bit [07:06] = Reserved
		Set to "00b" or "11b" in application
		Bit [09:08] = Reserved
		Set to "00b" or "11b" in application
		Bit [11:10] = Reserved
		Set to "00b" or "11b" in application
		Bit [13:12] = Reserved
		Set to "00b" or "11b in application
		Bit [15:14] = Reserved
		Set to "00b" or "11b" in application
RESERVED	10h~11h	Reserved
		Set to "0000h" in application
Switch Control	12h	If bit [01:00] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 10h.12h
Mirror Control	13h	If bit [01:00] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 10h.13h
Special Tag Ether-Type	14h	If bit [01:00] of word 0Eh is "01b",
Opecial rag Euler Type	1-11	Bit [15:00] will be loaded to REG 10h.14h
Clobal Learning 9	15h	If bit [01:00] of word 0Eh is "01b",
Global Learning &	1311	· · · · · · · · · · · · · · · · · · ·
Aging Control		Bit [15:00] will be loaded to REG 10h.15h
MIB Counter Disable	16h	If bit [01:00] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 11h.10h
Snoop Ctrl 0	17h	If bit [03:02] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 14h.1Bh
Snoop Ctrl 1	18h	If bit [03:02] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 14h.1Ch
RESERVED	19h~1Bh	Reserved
TALOLITY LD	1011-1011	Set to "0000h" in application
\/LAN Driorit / Man	10h	
VLAN Priority Map	1Ch	If bit [05:04] of word 0Eh is "01b",
Register	45'	Bit [15:00] will be loaded to REG 10h.17h
TOS Priority Map 0	1Dh	If bit [05:04] of word 0Eh is "01b",



		10/100 Mipps 3-port Etnemet Switch Controller with Mill / RM
		Bit [15:00] will be loaded to REG 10h.18h
TOS Priority Map 1	1Eh	If bit [05:04] of word 0Eh is "01b",
, ,		Bit [15:00] will be loaded to REG 10h.19h
TOS Priority Map 2	1Fh	If bit [05:04] of word 0Eh is "01b",
, ,		Bit [15:00] will be loaded to REG 10h.1Ah
TOS Priority Map 3	20h	If bit [05:04] of word 0Eh is "01b",
, ,		Bit [15:00] will be loaded to REG 10h.1Bh
TOS Priority Map 4	21h	If bit [05:04] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 10h.1Ch
TOS Priority Map 5	22h	If bit [05:04] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 10h.1Dh
TOS Priority Map 6	23h	If bit [05:04] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 10h.1Eh
TOS Priority Map 7	24h	If bit [05:04] of word 0Eh is "01b",
		Bit [15:00] will be loaded to REG 10h.1Fh
RESERVED	25h~30h	Reserved
		Set to "0000h" in application
VLAN Mode & Rule	31h	If bit [09:08] of word 0Eh is "01b",
Control	001 401	Bit [15:00] will be loaded to REG 11h.1Eh
RESERVED	32h~42h	Reserved
\	401	Set to "0000h" in application
VLAN Table -	43h	If bit [09:08] of word 0Eh is "01b",
MEMBER_0H	4.46	Bit [15:00] will be loaded to REG 13h.10h
VLAN Table -	44h	If bit [09:08] of word 0Eh is "01b",
MEMBER_1H VLAN Table -	45h	Bit [15:00] will be loaded to REG 13h.11h  If bit [09:08] of word 0Eh is "01b",
MEMBER_2H	450	Bit [15:00] will be loaded to REG 13h.12h
VLAN Table -	46h	If bit [09:08] of word 0Eh is "01b",
MEMBER_3H	4011	Bit [15:00] will be loaded to REG 13h.13h
VLAN Table -	47h	If bit [09:08] of word 0Eh is "01b",
MEMBER_4H	7711	Bit [15:00] will be loaded to REG 13h.14h
VLAN Table -	48h	If bit [09:08] of word 0Eh is "01b",
MEMBER_5H	1011	Bit [15:00] will be loaded to REG 13h.15h
VLAN Table -	49h	If bit [09:08] of word 0Eh is "01b",
MEMBER_6H		Bit [15:00] will be loaded to REG 13h.16h
VLAN Table -	4Ah	If bit [09:08] of word 0Eh is "01b",
MEMBER_7H		Bit [15:00] will be loaded to REG 13h.17h
VLAN Table -	4Bh	If bit [09:08] of word 0Eh is "01b",
MEMBER_8H		Bit [15:00] will be loaded to REG 13h.18h
VLAN Table -	4Ch	If bit [09:08] of word 0Eh is "01b",
MEMBER_9H		Bit [15:00] will be loaded to REG 13h.19h
VLAN Table -	4Dh	If bit [09:08] of word 0Eh is "01b",
MEMBER_AH		Bit [15:00] will be loaded to REG 13h.1Ah
VLAN Table -	4Eh	If bit [09:08] of word 0Eh is "01b",
MEMBER_BH		Bit [15:00] will be loaded to REG 13h.1Bh
VLAN Table -	4Fh	If bit [09:08] of word 0Eh is "01b",
MEMBER_CH		Bit [15:00] will be loaded to REG 13h.1Ch
VLAN Table -	50h	If bit [09:08] of word 0Eh is "01b",
MEMBER_DH		Bit [15:00] will be loaded to REG 13h.1Dh
VLAN Table -	51h	If bit [09:08] of word 0Eh is "01b",
MEMBER_EH		Bit [15:00] will be loaded to REG 13h.1Eh
VLAN Table -	52h	If bit [09:08] of word 0Eh is "01b",
MEMBER_FH		Bit [15:00] will be loaded to REG 13h.1Fh





		10/100 Mbps 3-port Ethernet Switch Controller With Mill / Kivi
RESERVED	53h~7Fh	Reserved
		Set to "0000h" in application
P0 Basic Control 0	80h	If bit [01:00] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 08h.11h
P0 Basic Control 1	81h	If bit [01:00] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 08h.12h
P0 Block Control 0	82h	If bit [01:00] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 08h.13h
P0 Block Control 1	83h	If bit [01:00] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 08h.14h
P0 Bandwidth Control	84h	If bit [01:00] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 08h.15h
P0 VLAN Tag	85h	If bit [01:00] of word 0Fh is "01b",
Information	00	Bit [15:00] will be loaded to REG 08h.16h
P0 Priority & VLAN	86h	If bit [01:00] of word 0Fh is "01b",
Control	00.1	Bit [15:00] will be loaded to REG 08h.17h
RESERVED	87h	Reserved
REGERVED	0/11	Set to "0000h" in application
P0 Advanced Control	88h	If bit [01:00] of word 0Fh is "01b",
PU Advanced Control	0011	Bit [15:00] will be loaded to REG 08h.19h
DECEDVED	006 046	
RESERVED	89h~8Ah	Reserved
DECEDI/ED	0DI 0EI	Set to "0000h" in application
RESERVED	8Bh~8Fh	Reserved
7/7 / 0 / / 0		Set to "0000h" in application
P1 Basic Control 0	90h	If bit [03:02] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 09h.11h
P1 Basic Control 1	91h	If bit [03:02] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 09h.12h
P1 Block Control 0	92h	If bit [03:02] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 09h.13h
P1 Block Control 1	93h	If bit [03:02] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 09h.14h
P1 Bandwidth Control	94h	If bit [03:02] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 09h.15h
P1 VLAN Tag	95h	If bit [03:02] of word 0Fh is "01b",
Information		Bit [15:00] will be loaded to REG 09h.16h
P1 Priority & VLAN	96h	If bit [03:02] of word 0Fh is "01b",
Control		Bit [15:00] will be loaded to REG 09h.17h
RESERVED	97h	Reserved
		Set to "0000h" in application
P1 Advanced Control	98h	If bit [03:02] of word 0Fhis "01b",
		Bit [15:00] will be loaded to REG 09h.19h
RESERVED	99h~9Ah	Reserved
1,202,112	0011 07 41	Set to "0000h" in application
RESERVED	9Bh~9Fh	Reserved
	52ii 5i ii	Set to "0000h" in application
P2 Basic Control 0	A0h	If bit [05:04] of word 0Fh is "01b",
1 2 Dasio Contitor 0	AOH	Bit [15:00] will be loaded to REG 0Ah.11h
P2 Basic Control 1	A1h	If bit [05:04] of word 0Fh is "01b",
r z dasic cutiliui 1	AIII	Bit [15:00] will be loaded to REG 0Ah.12h
D2 Plack Control 0	۸ Oh	
P2 Block Control 0	A2h	If bit [05:04] of word 0Fh is "01b",
DO Disale Occident	A 01-	Bit [15:00] will be loaded to REG 0Ah.13h
P2 Block Control 1	A3h	If bit [05:04] of word 0Fh is "01b",






		Bit [15:00] will be loaded to REG 0Ah.14h
P2 Bandwidth Control	A4h	If bit [05:04] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 0Ah.15h
P2 VLAN Tag	A5h	If bit [05:04] of word 0Fh is "01b",
Information		Bit [15:00] will be loaded to REG 0Ah.16h
P2 Priority & VLAN	A6h	If bit [05:04] of word 0Fh is "01b",
Control		Bit [15:00] will be loaded to REG 0Ah.17h
RESERVED	A7h	Reserved
		Set to "0000h" in application
P2 Advanced Control	A8h	If bit [05:04] of word 0Fh is "01b",
		Bit [15:00] will be loaded to REG 0Ah.19h
RESERVED	A9h~AAh	Reserved
		Set to "0000h" in application
RESERVED	ABh~FFh	Reserved
		Set to "0000h" in application




#### **Functional Description**

#### **Host Serial Management Interface**


#### 9.1.1 **Host SMI Frame Structure**



#### Host SMI - Read Frame Structure



#### Host SMI - Write Frame Structure



The Host SMI consists of two pins, one is SMI\_MDC and another is SMI\_MDIO. User can access DM8603's EEPROM, PHY registers, MIB counters and Configuration registers through Host SMI. The format is following. The <PHY Address> and <Register Address> fields of the frame are mapped to address of PHY register and Switch register set of DM8603.

#### 9.1.2 **Host SMI Bus Error Check Function**

Because SMI bus tends to be interfered by noise on board-level. This function is used to check the command validity to suppress the mistaken command. In write procedure, the written value in register will be applied until the correct checksum is written (error proofing) and user can read status for validation (error detecting). In read procedure, user can compare hardware calculated checksum with software calculated one to validate the result.

#### For example:

- Write Procedure
  - (1). Set REG 19h.1Ah.[0] = 1 to enable SMI Bus Error Check function
  - (2). Write data to DM8603's register (general write command)
  - (3). CPU calculate checksum (CSUM[7:0]) and write it to REG 19h.19h.[7:0]
  - (4). Check function status REG 19h.19h.[8]
- Read Procedure
  - (1). Set REG 19h.1Ah.[0] = 1 to enable SMI Bus Error Check function
  - (2). Read data from DM8603's register (general read command)
  - (3). Read hardware calculated checksum from REG 19h.19h.[7:0] and compare it with CPU calculated one (CSUM[7:0])

#### Checksum calculate formula:

```
CSUM[0]
         = D[0] ^
                     D[8] ^
                              R[0] ^
                                       A[3]
CSUM[1]
         = D[1] ^
                     D[9] ^ R[1] ^
                                       A[4]
CSUM[2]
         = D[2] ^ D[10] ^ R[2] ^ OP[0]
CSUM[3]
         = D[3] ^
                    D[11] ^
                              R[3] ^ OP[1]
CSUM[4]
         = D[4] ^ D[12] ^ R[4]
CSUM[5]
            D[5] ^ D[13] ^
                             A[0]
CSUM[6]
             D[6] ^
                    D[14] ^ A[1]
CSUM[7]
         = D[7] ^{\circ} D[15] ^{\circ} A[2]
```

#### Note:

= <Data> field of SMI frame D[15:0]

R[4:0] = <Register Address> field of SMI frame = <PHY Address> field of SMI frame A[4:0]

OP[1:0] = <Op Code> field of SMI frame

## DIVIOUUS

#### 9.2 Switch Functions

#### 9.2.1 Address Learning

The DM8603 has a self-learning mechanism for learning the MAC addresses of incoming packets in real time. DM8603 stores MAC addresses, port number and time stamp information in the Hash-based Address Table. It can learn up to 1K unicast address entries.

The switch engine updates address table with new entry if incoming packet's Source Address (SA) does not exist and incoming packet is valid (non-error and legal length).

Besides, DM8603 has an option to disable address learning for individual port. This feature can be set by REG 08h/09h/0Ah.11h.[12].

#### 9.2.2 Address Aging

The time stamp information of address table is used in the aging process. The switch engine updates time stamp whenever the corresponding SA receives. The switch engine would delete the entry if its time stamp is not updated for a period of time. The period can be programmed or disabled through REG 10h.15h.[1:0].

#### 9.2.3 Packet Forwarding

The DM8603 forwards the incoming packet according to following decision:

- I If DA is Multicast/Broadcast, the packet is forwarded to all ports, except to the port on which the packet was received.
- I Switch engine would look up address table based on DA when incoming packets is UNICAST. If the DA was not found in address table, the packet is treated as a multicast packet and forward to other ports. If the DA was found and its destination port number is different to source port number, the packet is forward to destination port.
- Switch engine also look up VLAN, Port Monitor setting and other forwarding constraints for the forwarding decision, more detail will discuss in later sections.

The DM8603 will filter incoming packets under following conditions:

- I Error packets, including CRC errors, alignment errors, illegal size errors.
- I PAUSE packets.
- I If incoming packet is UNICAST and its destination port number is equal to source port number.

#### 9.2.4 Inter-Packet Gap (IPG)

IPG is the idle time between any two valid packets at the same port. The typical number is 96 bits time. In other word, the value is 9.6u sec for 10Mbps and 960n sec for 100Mbps.

#### 9.2.5 Back-off Algorithm

The DM8603 implements the binary exponential back-off algorithm in half-duplex mode compliant to IEEE standard 802.3.

#### 9.2.6 **Late Collision**

Late Collision is a type of collision. If a collision error occurs after the first 512 bit times of data are transmitted, the packet is dropped.

#### **Full Duplex Flow Control** 9.2.7

The DM8603 supports IEEE standard 802.3x flow control frames on both transmit and receive sides. On the receive side, The DM8603 will defer transmitting next normal frames, if it receives a pause frame from link partner. On the transmit side, The DM8603 issues pause frame with maximum pause time when internal resources such as received buffers, transmit queue and transmit descriptor ring are unavailable. Once resources are available, The DM8603 sends out a pause frame with zero pause time allows traffic to resume immediately.

#### 9.2.8 **Half Duplex Flow Control**

The DM8603 supports half-duplex backpressure. The inducement is the same as full duplex mode. When flow control is required, the DM8603 sends jam pattern and results in a collision. The flow control ability can be set in REG 08h/09h/0Ah.11h.[5].

#### 9.2.9 **Partition Mode**

The DM8603 provides a partition mode for each port, see REG 08h/09h/0Ah.11h.[6]. The port enters partition mode when more than 64 consecutive collisions are occurred. In partition mode the port continuous to transmit but it will not receive. The port returned to normal operation mode when a good packet is seen on the wire. The detail description of partition mode represent following:

#### (1). Entering Partition State

A port will enter the Partition State when either of the following conditions occurs:

- The port detects a collision on every one of 64 consecutive re-transmit attempts to the same packet.
- The port detects a single collision which occurs for more than 512 bit times.
- Transmit defer timer time out, which indicates the transmitting packet is deferred to long.

#### (2). While in Partition State:

The port will continue to transmit its pending packet, regardless of the collision detection, and will not allow the usual Back-off Algorithm. Additional packets pending for transmission will be transmitted, while ignoring the internal collision indication. This frees up the ports transmit buffers which would otherwise be filled up at the expense of other ports buffers. The assumption is that the partition is signifying a system failure situation (bad connection/cable/station), thus dropping packets is a small price to pay vs. the cost of halting the switch due to a buffer full condition.

#### (3). Exiting from Partition State

The Port exits from Partition State, following the end of a successful packet transmission. A successful packet transmission is defined as no collisions were detected on the first 512 bits of the transmission.

### 9.2.10 Broadcast Storm Filtering

The DM8603 has an option to limit the traffic of broadcast or multicast packets, to protect the switch from lower bandwidth availability.

There are two types of broadcast storm control, one is throttling broadcast packet only, the other includes multicast. This feature can be set through REG 08h/09h/0Ah.12h.

The broadcast storm threshold can be programmed by EEPROM or REG 08h/09h/0Ah.15h, the default setting is no broadcast storm protecting.

### 9.2.11 Bandwidth Control

The DM8603 supports two types of bandwidth control for each port. One is the ingress and egress bandwidth rate can be controlled separately, the other is combined together, this function can be set through REG 08h/09h/0Ah.12h.[14]. The bandwidth control is disabled by default.

To separate and combined bandwidth control mode, the threshold rate is defined in REG 08h/09h/0Ah.15h.

The behavior of bandwidth control as below:

- (1). For the ingress control, if flow control function is enabled, Pause or Jam packet will be transmitted. The ingress packets will be dropped if flow control is disabled.
- (2). For the egress control, the egress port will not transmit any packets. On the other hand, the ingress bandwidth of source port will be throttled that prevent packets from forwarding.
- (3). In combined mode, if the sum of ingress and egress bandwidth over threshold, the bandwidth will be throttled.

### 9.2.12 Port Monitoring Support

The DM8603 supports "Port Monitoring" function on per port base, detail as below:

(1). Sniffer Port and Monitor Port

There is only one port can be selected as "sniffer port" by REG 10h.13h, multiple ports can be set as "receive monitor port" or "transmit monitor port" in REG 08h/09h/0Ah.12h.

(2). Receive monitor

All packets received on the "receive monitor port" are send a copy to "sniffer port". For example, port 0 is set as "receive monitor port" and port 2 is selected as a "sniffer port". If a packet is received form port 0 and predestined to port 1 after forwarding decision, the DM8603 will forward it to port 1 and port 2 in the end.

(3). Transmit monitor

All packets transmitted on the "transmit monitor port" are send a copy to "sniffer port". For example, port 1 is set as "transmit monitor port" and port 2 is selected as "sniffer port". If a packet is received from port 0 and predestined to port 1 after forwarding decision, the DM8603 will forward it to port 1 and port 2 in the end.

(4). Exception

The DM8603 has an optional setting that broadcast/multicast packets are not monitored (see REG 08h/09h/0Ah.12h.[11]). It's useful to avoid unnecessary bandwidth.

# *DI*118603

### 9.2.13 VLAN Support


### 9.2.13.1 Port-Based VLAN

The DM8603 supports port-based VLAN as default, and up to 16 groups. Each port has a default VID called PVID (Port VID, see REG 08h/09h/0Ah.16h). For VLAN setting, the DM8603 used LSB 4-bytes of PVID as index and mapped to the VLAN Group Mapping Registers (REG 13h.10h~1Fh) to decide the destination port(s).

### 9.2.13.2 802.1Q-Based VLAN

Regarding IEEE 802.1Q standard, Tag-based VLAN uses an extra tag to identify the VLAN membership of a frame across VLAN-aware switch/router. A tagged frame is four bytes longer than an untagged frame and contains two bytes of TPID (Tag Protocol Identifier) and two bytes of TCI (Tag Control Information).

The DM8603 also supports 16 802.1Q-based VLAN groups, as specified in REG 11h.1Eh.[0]. It's obvious that the tagged packets can be assigned to several different VLANs which are determined according to the VID inside the VLAN Tag. Therefore, the operation is similar to port-based VLAN. The DM8603 used LSB 4-bytes VID of received packet with VLAN tag and VLAN Group Mapping Register (REG 13h.10h~1Fh) to configure the VLAN partition. If the destination port of received packet is not same VLAN group with received port, it will be discarded.



# 9.2.13.3 Tag/Untag

User can define each port as Tag port or Un-tag port by REG 08h/09h/0Ah.17h.[14] in 802.1Q-based VLAN mode. The operation of Tag and Un-tag can explain as below conditions:

- (1). Receive untagged packet and forward to Un-tag port. Received packet will forward to destination port without modification.
- (2). Receive tagged packet and forward to Un-tag port. The DM8603 will remove the tag from the packet and recalculate CRC before sending it out.
- (3). Receive untagged packet and forward to Tag port. The DM8603 will insert the PVID tag when an untagged packet enters the port, and recalculate CRC before delivering it.
- (4). Receive tagged packet and forward to Tag port. Received packet will forward to destination port without modification.



# 9.2.14 Special Tag


The Special Tag function provided by the DM8603 is used to exchange control and status information between Switch and CPU within frame. An extra 4-bytes tag is added into frame to carry different content according to direction of special tag frame. Received special tag (CPU à Switch) specifies the desired port mapping of packet sent by CPU and some configurations about frame handle rules. Transmitted special tag (Switch à CPU) indicates the source port number of incoming frame.

The following figure shows special tag frame format. In left 2 bytes of special tag field, there is an identifier called Special Tag Ether-Type that can use to recognize special tag frame. The value of this field can be set by REG 10h.14h.

# Frame without VLAN Tag

DMAC SMAC	Special Tag	Type / Length	DATA	CRC	
-----------	----------------	------------------	------	-----	--

# Frame with VLAN Tag



The detail information carried by received special tag is described as below. Through received special tag, CPU can tell Switch the handle rule per frame over the internal setting. This feature can be enable through REG 10h.13h.[6].



# Received Special Tag(CPU à Switch) 4-byte Format:

Byte 0/1: [15:0] Special Tag Ether-Type (Default: 0x8086)

Byte 2: [7] Reserved

[6] ST\_PMAP\_en, ST\_PMAP Enable

[5:3] Reserved

[2:0] ST\_PMAP, Force to assign forwarding port map

Byte 3: [7] Reserved

[6] ST\_CVLAN, Cross VLAN

0: This frame obeys VLAN boundary.

1: This frame can cross VLAN boundary.

[5] ST\_LRN\_DIS, Disable learning

0: This frame will be learned

1: This frame will not be learned

[4] ST\_PRI\_EN, ST\_PRI Enable

[3:2] ST\_PRI, Priority Queue Number (0~3)

00: Queue 0

01: Queue 1

10: Queue 2

11: Queue 3

[1:0] ST\_TAG

00: Unmodified

01: Always Tagged

10: Always Untagged

11: Reserved

Beside, transmitted special tag is used to indicate source port number. CPU can use this message to judge the incoming port number of the frame. REG 10h.13h.[7] can enable this feature by setting to 1.

# Transmitted Special Tag (Switch à CPU) 4-byte Format:

Byte 0/1: [15:0] Special Tag Ether-Type (Default: 0x8086)

Byte 2: [7:2] Reserved

[1:0] ST\_SPORT, Source Port Number (0~2)

Byte 3: [7:0] Reserved

# DM8603 10/100 Mbps 3-port Ethernet Switch Controller with MII / RMII Interface

### 9.2.15 Priority Support

The DM8603 supports Quality of Service (QoS) mechanism for multimedia communication such as VoIP and video conferencing.

The DM8603 provides three priority classifications: Port-based, 802.1p-based and DiffServ-based priority. See next section for more detail. The DM8603 offers four level gueues for transmit on each port.

The DM8603 provides two packet scheduling algorithms: Weighted Round Robin (WRR) and Strict Priority Queuing (SPQ). WRR based on their priority and queue weight, the priority weight 8, 4, 2 and 1 for queue 3, 2, 1, and 0 respectively by default. Queues with larger weights get more service than smaller. This mechanism can get highly efficient bandwidth and smooth the traffic. Strict Priority Queuing (SPQ) based on priority only. The packets on the highest priority queue is transmitted first. The next highest-priority queue is work until last queue empties, and so on. This feature can be set in REG 08h/09h/0Ah.17h.[5].

#### 9.2.15.1 **Port-Based Priority**

Port based priority is the simplest scheme and as default. Each port has a 2-bit priority value as index for splitting ingress packets to the corresponding transmit queue. This value can be set in REG 08h/09h/0Ah.17h.[1:0].

## 9.2.15.2 802.1p-Based Priority

The DM8603 extracts 3-bit priority field from received packet with 802.1p VLAN tag, and maps this field against VLAN Priority Map Registers (REG 10h.17h) to determine which transmit queue is designated. The VLAN Priority Map is programmable.

### 9.2.15.3 DiffServ-Based Priority

DiffServ based priority uses the most significant 6-bit of the ToS field in standard IPv4 header, and maps this field against ToS Priority Map Registers (REG 10h.18h~1Fh) to determine which transmit queue is designated. The ToS Priority Map is programmable too. In addition, User can only refer to most significant 3-bit of the ToS field optionally, see REG 11h.1Eh.[7].

# **/ICOM**

## 9.2.16 Address Table Accessing

# 9.2.16.1 Type of Address Table

There are three types of address table in the DM8603. The description is represented below:

### (1). Unicast Address Table

This table is used for destination MAC address lookup and source MAC address learning. The table can have up to 1024 entries. If the table is full, the latest one will kick out the eldest one. The programming method can refer to next section.

### (2). Multicast Address Table

The table that stores multicast addresses shares with unicast address table and can be maintained by host CPU for custom filtering and forwarding multicast packets. If the table is full, the latest one will kick out the eldest one. All of entries in multicast address table are static one. In addition to host CPU, multicast address table can be manipulated by internal switch engine, if hardware-based IGMP Snooping function is enabled.

### (3). IGMP Membership Table

This table is used to establish IPv4 multicast forwarding rule under IGMP protocol if hardware-based IGMP Snooping function is enabled. It is automatic maintained by internal engine according to snooping IGMP control packets, and can only support to read out by the host CPU. The maximum of entries of table is 16. If the table is full, never join anymore.

### 9.2.16.2 Access Rules of Address Table


In DM8603, unicast and multicast address table support "Write", "Delete", "Search" and "Read" commands. However, for IGMP membership table, there are only three different type commands such as "Write", "Delete" and "Read". The DM8603 procedure and flow chart of Entry Access is described as following:


- **Entry Write**
- (1). Check the busy bit of Address Table Control & Status Register (REG 15h.10h.[15]) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the MAC address to the Address Table Data 1~3 Registers (REG 15h.12h~14h).
- (3). Write the Port Number or Port Map to Address Table Data 0 Register (REG 15h.11h.[2:0]).
- (4). If need, write the entry's attribute such as static to Address Table Data 4 Register (REG 15h.15h.[0]).
- (5). Write the "WRITE" command and assign the target table to Address Table Control & Status Register (REG 15h.10h.[4:0]) to start the operation.
- (6). Check the busy bit again, wait for available.
- (7). Read the command status from Address Table Control & Status Register (REG 15h.10h.[14:13]).
- **Entry Delete**
- (1). Check the busy bit of Address Table Control & Status Register (REG 15h.10h.[15]) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the MAC address to the Address Table Data 1~3 Registers (REG 15h.12h~14h).
- (3). Write the "DELETE" command and assign the target table to Address Table Control & Status Register (REG 15h.10h.[4:0]) to start the operation.




- (4). Check the busy bit again, wait for available.
- (5). Read the command status from Address Table Control & Status Register (REG 15h.10h.[14:13]).
- **Entry Search**
- (1). Check the busy bit of Address Table Control & Status Register (REG 15h.10h.[15]) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the MAC address to the Address Table Data 1~3 Registers (REG 15h.12h~14h).
- (3). Write the "SEARCH" command and assign the target table to Address Table Control & Status Register (REG 15h.10h.[4:0]) to start the operation.
- (4). Check the busy bit again, wait for available.
- (5). Read the command status from Address Table Control & Status Register (REG 15h.10h.[14:13]).
- (6). Read the Port Number or Port Map to Address Table Data 0 Register (REG 15h.11h.[2:0]).
- (7). If need, read the entry sequence (the sequence number of entry in address table) from Address Table Data 1 Register (REG 15h.12h).
- (8). If need, read the entry's attributes that include static (unicast address table only) and IGMP Entry (multicast address table only) from Address Table Data 4 Register (REG 15h.15h.[0] for static and REG 15h.15h.[12] for IGMP Entry).
- **Entry Read**
- (1). Check the busy bit of Address Table Control & Status Register (REG 15h.10h.[15]) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the entry sequence to the Address Table Data 1 Register (REG 15h.12h).
- (3). Write the "READ" command and assign the target table to Address Table Control & Status Register (REG 15h.10h.[4:0]) to start the operation.
- (4). Check the busy bit again, wait for available.
- (5). Read the command status from Address Table Control & Status Register (REG 15h.10h.[14:13]).
- (6). Read the Port Number or Port Map to Address Table Data 0 Register (REG 15h.11h.[2:0]).
- (7). If target is unicast or multicast address table, read the entry's MAC address from Address Table Data 1~3 Register (REG 15h.12h~14h). If target is IGMP membership table, read the real memory address from Address Table Data 1 Register (REG 15h.12h.[10:0]).
- (8). If target is unicast address table, read the entry's attributes such as static from Address Table Data 4 Register (REG 15h.15h.[0]). For multicast address table, IGMP Entry can be read from Address Table Data 4 Register (REG 15h.15h.[12]). For IGMP membership table, IGMP valid signal and per-port aged timer can be read from Address Table Data 2~3 Register (REG 15h.13h.[2:0], REG 15h.14h[5:0]).
















### 9.2.17 IGMP Snooping

The Internet Group Management Protocol (IGMP) is a communications protocol used to manage the membership of Internet Protocol multicast groups. IGMP is used by IP hosts and adjacent multicast routers to establish multicast group memberships. There are three versions of IGMP, as defined by "Request for Comments" (RFC) documents of the Internet Engineering Task Force (IETF). IGMP v1 is defined by RFC 1112, IGMP v2 is defined by RFC 2236 and IGMP v3 is defined by RFC 3376.

IGMP snooping is a feature that allows the switch to "listen in" on the IGMP protocol conversation between hosts and routers. The IGMP snooping switch hears an IGMP report from a host with a given multicast group address. It adds the host's port number to the multicast list for that group, and when the switch hears an IGMP Leave, it removes the host's port from the table entry. Finally, switch will only forward multicast traffic to the hosts interested in that traffic. Therefore, this function can effectively reduce multicast traffic.

The DM8603 supports IGMP v1/v2 snooping and the maximal group is 16 without any software effort in this mode. The DM8603 automatically manipulates and updates IGMP membership table and Multicast table according to IGMP control packets, such as membership report and leave.

If IGMP membership table is full, the later incoming IGMP Membership Report (Join) packet will be ignored and the group address won't be registered into multicast address table. After that, the unregistered IP multicast packets (the destination MAC address can not be found in the multicast address table) will be treated as normal multicast packets by default. The additional forwarding control method can see the register REG 14h.1Bh.[3:2].

The DM8603 supports router ports auto-detect and auto-aging mechanism. The port which receives IGMP Query packets will be treated as router port by default. The router port also can be define as static one by user (see REG 14h.1Bh.[7]) and the port map of the router port can be programmed at REG 14h.1Bh.[10:8]. Keep in mind that the uP port (Port 2) is never treated as router port. The DM8603 leaves the router port if the time (Router Present Timeout, 400sec by default) is expired that the port never receives IGMP Query during this period.

If receiving V1REPORT or V2REPORT (group join), DM8603 creates new or updates the entry. If receiving LEAVE, DM8603 deletes the entry directly when Fast Leave is enabled, or waiting until timeout.

DM8603 removes the entry that was never updated after the timer of host timeout (Group Membership Interval) is expired. This timer is programmable in DM8603 and defined by RFC 2236 as ((the Robustness Variable) times (the Query Interval)) plus (one Query Response Interval). The setting of the Robustness Variable and the Query Interval can see REG 14h.1Ch.

### 9.2.18 IPv6 MLD Snooping


The DM8603 forwards the IPv6 Multicast Listener Discovery (MLD) packets to the processor port when MLD Snooping is enabled and the MLD packets meet following scenario:

- I IPv6 Multicast packets.
- The Hop Limit in IPv6 header is 1.
- The Next Header in IPv6 header is 3Ah (ICMPv6) or 00h (and next header of hop-by-hop option header is 3Ah).
- The Type in ICMP header is 82h (Multicast Listener Query), 83h (Multicast Listener Report) or 84h (Multicast Listener Done).



# 9.2.19 STP / RSTP Support

DM8603 supports both Spanning Tree Protocol (STP) and Rapid Spanning Tree Protocol (RSTP). There are five types of STP Port State (Disabled, Blocking, Listening, Learning and Forwarding state) and three types of RSTP Port State (Discarding, Learning and Forwarding) for these two protocols. The following figure is the port state diagram of STP.



But in RSTP, there are only three port states. The port states comparison between STP and RSTP are listed as below.

STP Port State	RSTP Port State
Disabled	Discarding
Blocking	Discarding
Listening	Discarding
Learning	Learning
Forwarding	Forwarding

For compatibility and design consideration, this function needs the cooperation with external CPU. Moreover, the behavior of Disabled/Blocking/Listening states in STP must be equal to the behavior of Discarding state in RSTP in DM8606. The difference between STP and RSTP should be implemented by CPU. The following statement describes the STP/RSTP port state behavior and software action in DM8603.

# (1). Disable State:

- Drop all packets including BPDUs
  - à Implemented by transmitting BPDUs to CPU and CPU drops BPDUs.
- Learning is disabled.
- Does not transmit BPDUs received from CPU
  - à Implemented by CPU does not send BPDUs to this port

# (2). Blocking State:

- Drop all packets except BPDUs and transmit received BPDUs to CPU.
- Learning is disabled.
- I Does not transmit BPDUs received from CPU.

### (3). Listening State:

- Drop all packets except BPDUs and tranmit received BPDUs to CPU
- Learning is disabled.
- Forward BPDUs received from CPU
  - à Implemented by CPU uses special tag function to send BPDUs to decided port.

# (4). Learning State:

- Drop all packets except BPDUs and transmit received BPDUs to CPU
- Ī Learning is enabled
- I Forward BPDUs received from CPU


### (5). Forwarding State:

- Forward all packets
- I Learning is enabled
- Forward BPDUs received from CPU

Base on the behavior of different states described above, the port states setting of DM8603 for both STP and RSTP can see REG 08h/09h/0Ah.19h.



The following flow diagram shows how to configure STP/RSTP function.



STP/RSTP Setting

### 9.3 MII Interface

### 9.3.1 MII Data Interface

The DM8603 port 2 provides a Media Independent Interface (MII) as defined in the IEEE 802.3u standard (Clause 22).

The MII consists of a nibble wide receive data bus, a nibble wide transmit data bus, and control signals to facilitate data transfers between the DM8603 port 2 and external device (a PHY or a MAC in reverse MII).


- P2\_TXD3~0 (transmit data) is a nibble (4 bits) of data that are driven by the DM8603 synchronously
  with respect to P2\_TXC. For each P2\_TXC period, which P2\_TXE is asserted, P2\_TXD3~0 are
  accepted for transmission by the external device.
- P2\_TXC (transmit clock) from the external device is a continuous clock that provides the timing reference for the transfer of the P2\_TXE, P2\_TXD3~0. The DM8603 can drive 25MHz clock if it is configured to reversed MII mode.
- P2\_TXE (transmit enable) from the DM8603 port 2 MAC indicates that nibbles are being presented on the MII for transmission to the external device.
- P2\_RXD3~0 (receive data) is a nibble (4 bits) of data that are sampled by the DM8603 port 2 MAC synchronously with respect to P2\_RXC. For each P2\_RXC period which P2\_RXDV is asserted, P2\_RXD3~0 are transferred from the external device to the DM8603 port 2 MAC reconciliation sub layer.
- P2\_RXC3~0 (receive clock) from external device to the DM8603 port 2 MAC reconciliation sub layer is a continuous clock that provides the timing reference for the transfer of the P2\_RXDV, P2\_RXD3~0, and P2\_RXER signals.
- P2\_RXDV (receive data valid) input from the external device to indicates that the external device is
  presenting recovered and decoded nibbles to the DM8603 port 2 MAC reconciliation sub layer. To
  interpret a receive frame correctly by the reconciliation sub layer, P2\_RXDV must encompass the
  frame, starting no later than the Start-of-Frame delimiter and excluding any End-Stream delimiter.
- P2\_RXER (receive error) input from the external device is synchronously with respect to P2\_RXC.
   P2\_RXER will be asserted for 1 or more clock periods to indicate to the reconciliation sub layer that an error was detected somewhere in the frame being transmitted from the external device to the DM8603 port 2 MAC.
- P2\_CRS (carrier sense) is asserted by the external device when either the transmit or receive medium is non-idle, and de-asserted by the external device when the transmit and receive medium are idle. The P2\_CRS can also in output mode when the DM8603 port 2 is configured to reversed MII mode.
- P2\_COL (collision detection) is asserted by the external device, when both the transmit and receive
  medium is non-idle, and de-asserted by the external device when the either transmit or receive
  medium are idle. The P2\_COL can also in output mode when the DM8603 port 2 is configured to
  reversed MII mode.




### 9.3.2 MII Serial Management Interface


The serial control interface uses a simple two-wired serial interface to obtain and control the status of the physical layer through the MII interface. The serial control interface consists of PHY\_MDC (Management Data Clock to PHY), and PHY\_MDIO (Management Data Input/Output to PHY) signals.

In read/write operation, the management data frame is 64-bits long and starts with 32 contiguous logic one bits (preamble) synchronization clock cycles on PHY\_MDC. The Start of Frame Delimiter (SFD) is indicated by a <01> pattern followed by the operation code (OP) :< 10> indicates Read operation and <01> indicates Write operation. For read operation, a 2-bit turnaround (TA) filing between Register Address field and Data field is provided for PHY\_MDIO to avoid contention. Following the turnaround time, 16-bit data is read from or written onto management registers.





Management Interface - Read Frame Structure



Management Interface - Write Frame Structure

# 9.4 Internal PHY Functions

### 9.4.1 100Base-TX Operation

The transmitter section contains the following functional blocks:

- I 4B5B Encoder
- I Scrambler
- I Parallel to Serial Converter
- I NRZ to NRZI Converter
- I NRZI to MLT-3
- I MLT-3 Driver

### 9.4.1.1 4B5B Encoder

The 4B5B encoder converts 4-bit (4B) nibble data generated by the MAC Reconciliation Layer into a 5-bit (5B) code group for transmission, see reference Table 1. This conversion is required for control and packet data to be combined in code groups. The 4B5B encoder substitutes the first 8 bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmit. The 4B5B encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the desertions of the Transmit Enable signal from the MAC Reconciliation layer, the 4B5B encoder injects the T/R code-group pair (01101 00111) indicating the end of frame. After the T/R code-group pair, the 4B5B encoder continuously injects IDLEs into the transmit data stream until Transmit Enable is asserted and the next transmit packet is detected.

### 9.4.1.2 Scrambler

The scrambler is required to control the radiated emissions (EMI) by spreading the transmit energy across the frequency spectrum at the media connector and on the twisted pair cable in 100Base-TX operation.

By scrambling the data, the total energy presented to the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels on the cable could peak beyond FCC limitations at frequencies related to the repeated 5B sequences, like the continuous transmission of IDLE symbols. The scrambler output is combined with the NRZ 5B data from the code-group encoder via an XOR logic function. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at critical frequencies.

### 9.4.1.3 Parallel to Serial Converter

The Parallel to Serial Converter receives parallel 5B scrambled data from the scrambler, and serializes it (converts it from a parallel to a serial data stream). The serialized data stream is then presented to the NRZ to NRZI encoder block

### 9.4.1.4 NRZ to NRZI Encoder

After the transmit data stream has been scrambled and serialized, the data must be NRZI encoded for compatibility with the TP-PMD standard, for 100Base -TX transmission over Category-5 unshielded twisted pair cable.

### 9.4.1.5 MLT-3 Converter

The MLT-3 conversion is accomplished by converting The data stream output, from the NRZI encoder



into two binary data streams, with alternately phased logic One event.

# 9.4.1.6 MLT-3 Driver

The two binary data streams created at the MLT-3 converter are fed to the twisted pair output driver, which converts these streams to current sources and alternately drives either side of the transmit transformer's primary winding, resulting in a minimal current MLT-3 signal.



# 9.4.1.7 4B5B Code Group

Symbol	Meaning	4B code 3210	5B Code 43210
0	Data 0	0000	11110
1	Data 1	0001	01001
2	Data 2	0010	10100
3	Data 3	0011	10101
4	Data 4	0100	01010
5	Data 5	0101	01011
6	Data 6	0110	01110
7	Data 7	0111	01111
8	Data 8	1000	10010
9	Data 9	1001	10011
Α	Data A	1010	10110
В	Data B	1011	10111
С	Data C	1100	11010
D	Data D	1101	11011
E	Data E	1110	11100
F	Data F	1111	11101
ı	Idle	undefined	11111
J	SFD (1)	0101	11000
K	SFD (2)	0101	10001
Т	ESD (1)	undefined	01101
R	ESD (2)	undefined	00111
Н	Error	undefined	00100
V	Invalid	undefined	00000
V	Invalid	undefined	00001
V	Invalid	undefined	00010
V	Invalid	undefined	00011
V	Invalid	undefined	00101
V	Invalid	undefined	00110
V	Invalid	undefined 01000	
V	Invalid	undefined	01100
V	Invalid	undefined	10000
V	Invalid	undefined	11001

Table 1

# 9.4.2 100Base-TX Receiver

The 100Base-TX receiver contains several function blocks that convert the scrambled 125Mb/s serial data to synchronous 4-bit nibble data.

The receive section contains the following functional blocks:

- I Signal Detect
- I Digital Adaptive Equalization
- I MLT-3 to Binary Decoder
- I Clock Recovery Module
- I NRZI to NRZ Decoder
- I Serial to Parallel
- I Descrambler
- I Code Group Alignment
- I 4B5B Decoder

# 9.4.2.1 Signal Detect

The signal detects function meets the specifications mandated by the ANSI XT12 TP-PMD 100Base-TX standards for both voltage thresholds and timing parameters.

### 9.4.2.2 Adaptive Equalization

When transmitting data over copper twisted pair cable at high speed, attenuation based on frequency becomes a concern. In high speed twisted pair signaling, the frequency content of the transmitted signal can vary greatly during normal operation based on the randomness of the scrambled data stream. This variation in signal attenuation, caused by frequency variations, must be compensated for to ensure the integrity of the received data. In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths for a given implementation requires significant compensation, which will be over-killed in a situation that includes shorter, less attenuating cable lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. Therefore, the compensation or equalization must be adaptive to ensure proper conditioning of the received signal independent of the cable length.

# 9.4.2.3 MLT-3 to NRZI Decoder

The DM8603 decodes the MLT-3 information from the Digital Adaptive Equalizer into NRZI data.

### 9.4.2.4 Clock Recovery Module

The Clock Recovery Module accepts NRZI data from the MLT-3 to NRZI decoder. The Clock Recovery Module locks onto the data stream and extracts the 125 MHz reference clock. The extracted and synchronized clock and data are presented to the NRZI to NRZ decoder.

# 10/100 Mbps 3-port Ethemet Switch Controller with MII / RMII Interface

#### 9.4.2.5 NRZI to NRZ

The transmit data stream is required to be NRZI encoded for compatibility with the TP-PMD standard for 100Base-TX transmission over Category-5 unshielded twisted pair cable. This conversion process must be reversed on the receive end. The NRZI to NRZ decoder receives the NRZI data stream from the Clock Recovery Module and converts it to a NRZ data stream to be presented to the Serial to Parallel conversion block.

#### 9.4.2.6 **Serial to Parallel**

The Serial to Parallel Converter receives a serial data stream from the NRZI to NRZ converter. It converts the data stream to parallel data to be presented to the descrambler.

#### 9.4.2.7 **Descrambler**

Because of the scrambling process requires to control the radiated emissions of transmit data streams, the receiver must descramble the receive data streams. The descrambler receives scrambled parallel data streams from the Serial to Parallel converter, and it descrambles the data streams, and presents the data streams to the Code Group alignment block.

#### 9.4.2.8 **Code Group Alignment**

The Code Group Alignment block receives un-aligned 5B data from the descrambler and converts it into 5B code group data. Code Group Alignment occurs after the J/K is detected and subsequent data is aligned on a fixed boundary.

#### 9.4.2.9 4B5B Decoder

The 4B5B Decoder functions as a look-up table that translates incoming 5B code groups into 4B (Nibble) data. When receiving a frame, the first 2 5-bit code groups receive the start-of-frame delimiter (J/K symbols). The J/K symbol pair is stripped and two nibbles of preamble pattern are substituted. The last two code groups are the end-of-frame delimiter (T/R Symbols).

The T/R symbol pair is also stripped from the nibble, presented to the Reconciliation layer.



### 9.4.3 10Base-T Operation

The 10Base-T transceiver is IEEE 802.3u compliant. When the DM8603 is operating in 10Base-T mode, the coding scheme is Manchester. Data processed for transmit is presented in nibble format, converted to a serial bit stream, then the Manchester encoded. When receiving, the bit stream, encoded by the Manchester, is decoded and converted into nibble format.

### 9.4.4 Collision Detection

For half-duplex operation, a collision is detected when the transmit and receive channels are active simultaneously. Collision detection is disabled in full duplex operation.

### 9.4.5 Carrier Sense

Carrier Sense (CRS) is asserted in half-duplex operation during transmission or reception of data. During full-duplex mode, CRS is asserted only during Receive operations.

### 9.4.6 Auto-Negotiation


The objective of Auto-negotiation is to provide a means to exchange information between linked devices and to automatically configure both devices to take maximum advantage of their abilities. It is important to note that Auto-negotiation does not test the characteristics of the linked segment. The Auto-Negotiation function provides a means for a device to advertise supported modes of operation to a remote link partner, acknowledge the receipt and understanding of common modes of operation, and to reject un-shared modes of operation. This allows devices on both ends of a segment to establish a link at the best common mode of operation. If more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function.

Auto-negotiation also provides a parallel detection function for devices that do not support the Auto-negotiation feature. During Parallel detection there is no exchange of information of configuration. Instead, the receive signal is examined. If it is discovered that the signal matches a technology, which the receiving device supports, a connection will be automatically established using that technology. This allows devices not to support Auto-negotiation but support a common mode of operation to establish a link.

# 9.5 HP Auto-MDIX Function

The DM8603 supports the automatic detect cable connection type, MDI/MDIX (straight through/cross over). A manual configuration by register bit for MDI or MDIX is still accepted.

When set to automatic, the polarity of MDI/MDIX controlled timing is generated by 16-bits LFSR. The switching cycle time is located from 200ms to 420ms. The polarity control is always switch until detect received signal. After selected MDI or MDIX, this feature is able to detect the required cable connection type. (Straight through or crossed over) and make correction automatically



\* MDI: \_\_\_\_\_

\* MDIX: - - - - -

# 10. DC and AC Electrical Characteristics

# 10.1 Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit	Conditions
DVDD33	Digital 3.3V Power	-0.3	3.6	V	
DVDD18	Digital 1.8V Power	-0.3	1.95	V	
AVDD33	Analog 3.3V Power	-0.3	3.6	V	
AVDD18	Analog 1.8V Power	-0.3	1.95	V	
IOV	Input/Output Voltage	-0.5	5.5	V	
T <sub>STG</sub>	Storage Temperature Range	-65	+150	°C	
T <sub>A</sub>	Ambient Temperature	0	+70	°C	
1_	Lead Temperature	-	+260	°C	
L <sub>T</sub>	(TL, soldering, 10 sec.).				

# 10.2 Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
DVDD33	Digital 3.3V Power	3.135	-	3.465	V	-
DVDD18	Digital 1.8V Power	1.71	-	1.89	V	-
AVDD33	Analog 3.3V Power	3.135	-	3.465	V	-
AVDD18	Analog 1.8V Power	1.71	-	1.89	V	-
$P_{D}$	100BASE-TX	-	107	-	mA	1.8V only
(Power		-	54	-	mA	3.3V only
Dissipation)	10BASE-TX	-	57	-	mA	TX idle, 1.8V only
		-	64	-	mA	100% utilization,
						1.8V only
		-	11	-	mΑ	3.3V only

# 10.3 DC Electrical Characteristics


Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Inputs						
VIL	Input Low Voltage	-	-	0.8	V	Vcond1*
VIH	Input High Voltage	2.0	-	-	V	Vcond1
IIL	Input Low Leakage Current	-1	-	-	uA	VIN = 0.0V, Vcond1
IIH	Input High Leakage Current	-	-	1	uA	VIN = 3.3V, Vcond1
Outputs						
VOL	Output Low Voltage	-	-	0.4	V	IOL = 4mA
VOH	Output High Voltage	2.4	-	-	V	IOH = -4mA
Receiver						
VICM	RX+/RX- Common Mode Input	-	1.8	-	V	100 WTermination
	Voltage					Across
Transmit	ter					
VTD100	100TX+/- Differential Output Voltage	1.9	2.0	2.1	V	Peak to Peak
VTD10	10TX+/- Differential Output Voltage	4.4	5	5.6	V	Peak to Peak
ITD100	100TX+/- Differential Output Current	19	20	21	mA	Absolute Value
ITD10	10TX+/- Differential Output Current	44	50	56	mA	Absolute Value

### Note:

1. Vcond1: DVDD33 = 3.3V, DVDD18 = 1.8V, AVDD33 = 3.3V, AVDD18 = 1.8V.

# 10.4 AC Characteristics


# 10.4.1 Power On Reset Timing



Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
T1	PWRST# Low Period	1	-	-	ms	-
T2	Strap pin hold time with PWRST#	40	-	-	ns	-
T3	PWRST# high to EECS high	-	5	-	us	
T4	PWRST# high to EECS burst end	-		4	ms	




# 10.4.2 Port 2 MII Interface Transmit Timing



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	100M MII Transmit Clock Period	-	40	-	ns
T1	10M MII Transmit Clock Period	-	400	-	ns
T2	P2_TXE,P2_TXD3~0 to P2_TXC		8		ns
	Rising Output Delay				


# 10.4.3 Port 2 MII Interface Receive Timing



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	100M MII Receive Clock Period	-	40	-	ns
T1	10M MII Receive Clock Period	-	400	-	ns
T2	P2_RXER, P2_RXDV and P2_RXD3~0 to P2_RXC	5	-	-	ns
	Setup Time				
T3	P2_RXER, P2_RXDV and P2_RXD3~0 to P2_RXC	5	-	-	ns
	Hold Time				




# 10.4.4 Port 2 RMII Interface Transmit Timing




Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	RMII REF_CLK Period	-	20	-	ns
T2	P2_TXE,P2_TXD1~0 to REF_CLK		8		ns
	Rising Output Delay				

# 10.4.5 Port 2 RMII Interface Receive Timing




Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	RMII REF_CLK Period	-	20	-	ns
T2	CRS_DV, P2_RXD to REF_CLK Setup Time	4	-	-	ns
T3	CRS_DV, P2_RXD1~0 to REF_CLK Hold Time	2	-	-	ns

# 10.4.6 MII Management Interface Timing




Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	PHY_MDC Period	-	1920	-	ns
T2	PHY_MDIO to PHY_MDC Setup Time on Input State	40	-	-	ns
T3	PHY_MDIO to PHY_MDC Hold Time on Input State	40	-	-	ns
T4	PHY_MDIO to PHY_MDC Rising Output Delay on	-	960	-	ns
	Output State				

# 10.4.7 Host SMI Interface Timing



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	SMI_MDC Period	80	-	-	ns
T2	SMI_MDIO to SMI_MDC Setup Time on Input State	40	-	-	ns
Т3	SMI_MDIO to SMI_MDC Hold Time on Input State	40	-	•	ns
T4	SMI_MDIO to SMI_MDC Rising Output Delay on	-	5	-	ns
	Output State				

# 10.4.8 EEPROM Timing




Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	EECK Period	-	5120	-	ns
T2	EECS to EECK Rising Output Delay	-	4160	-	ns
Т3	EEDIO to EECK Rising Output Delay on Output State	-	4160	-	ns
T4	EEDIO to EECK Rising Setup Time on Input State	8	-	-	ns
T5	EEDIO to EECK Rising Hold Time on Input State	8	-	-	ns

# 11. Application Information

# 11.1 Application of Reverse MII

# RevMII MAC I/F

# MII MAC I/F




Note: The P2\_TXE and P2\_TXD2 pins of DM8603 must be pull-up resistor with 4.7K ohm to DVDD33 in this application.



# 11.2 Application of Reduce MII to PHY


# RMII MAC I/F RMII PHY I/F



Note: The P2\_TXD3 pin of DM8603 must be pull-up resistor with 4.7K ohm to DVDD33 in this application.

# 11.3 Application of Reduce MII to MAC

# RMII MAC I/F RMII MAC I/F




Note: The P2\_TXE and P2\_TXD3 pins of DM8603 must be pull-up resistor with 4.7K ohm to DVDD33 in this application.



# 12. Package Information

64 Pins LQFP Package Outline Information:



Cumbal	Dimension in mm				Dimension in inch			
Symbol	Min	Nom	Max	Min	Nom	Max		
Α	-	-	1.60	-	-	0.063		
A <sub>1</sub>	0.05	-	0.15	0.002	-	0.006		
$A_2$	1.35	1.40	1.45	0.053	0.055	0.057		
b	0.17	0.22	0.27	0.007	0.009	0.011		
b <sub>1</sub>	0.17	0.20	0.23	0.007	0.008	0.009		
С	0.09	-	0.20	0.004	-	0.008		
C <sub>1</sub>	0.09	-	0.16	0.004	-	0.006		
D	12.00 BSC			0.472 BSC				
D <sub>1</sub>	10.00 BSC			0.394 BSC				
E	12.00 BSC			0.472 BSC				
E <sub>1</sub>	10.00 BSC				0.394 BSC			
е	0.50 BSC			0.020 BSC				
L	0.45	0.60	0.75	0.018	0.024	0.030		
L <sub>1</sub>		1.00 REF		0.039 REF				
R <sub>1</sub>	0.08	-	-	0.003	-	-		
$R_2$	0.08	-	0.20	0.003	-	0.008		
S	0.20	-	-	0.008	-	-		
θ	0°	3.5°	7°	0°	3.5°	7°		
$\theta_1$	0°	-	-	0°	-	-		
$\theta_2$		12° TYP		12° TYP				
θ <sub>3</sub>	12° TYP 12° TYP							

- Dimension D<sub>1</sub> and E<sub>1</sub> do not include resin fin.
   All dimensions are base on metric system.
- 3. General appearance spec should base on its final visual inspection spec.



# 13. Terminology

В

**BIST Built-in Self-Test** 

**BPDU** Bridge Protocol Data Unit

Byte 8-bits

С

CFI Canonical Format Indicator

COL Collision

**CRC** Cyclic Redundancy Check

CRS Carrier Sense

CSR Control and Status Registers

D

**DMAC Destination MAC Address** 

Ε

**ESD** End of Stream Delimiter

F

FLP Fast Link Pulse

Н

Host External system (Includes processor, application software, etc.)

**IGMP** Internet Group Management Protocol

**IPG** Inter-Packet Gap

L

**LQFP** Low-profile Quad Flat Package

M

MAC Media Access Controller MDI Medium Dependant Interface

**MDIX** Media Independent Interface with Crossover

MII Media Independent Interface MIB Management Information Base MLD Multicast Listener Discovery

MLT-3 Multi-Level Transmission Encoding (3-Levels)

Ν

NRZI Non Return to Zero Inverter

NRZ Non Return to Zero

0

OUL Organizationally Unique Identifier

PHY Physical Layer

**PMD** Physical Medium Dependent

**PVID** Port VID


Q

QinQ IEEE 802.1Q-in-Q VLAN Tag, double-tagged

QoS Quality of Service

R







REG Register
RevMII Reversed MII
RMII Reduce MII

RSTP IEEE 802.1w - Rapid Spanning Tree Protocol

S

SFD Start of Frame Delimiter SMAC Source MAC Address

SMI Serial Management Interface

STP IEEE 802.1D - Spanning Tree Protocol

Т

TOS Type of Service TP Twisted Pair

٧

VID VLAN Identifier VLAN Virtual LAN

W

WORD 16-bits



14. Ordering Information

Part Number	Pin Count	Package
DM8603EP	64	LQFP
		(Pb-free)

### **Disclaimer**

The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description regarding the information in this publication or regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by DAVICOM for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

DAVICOM's terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyer's orders shall be based on these terms.

# **Company Overview**

DAVICOM Semiconductor Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry's best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

### **Products**

We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modem communication standards and Ethemet networking standards.

### **Contact Windows**

For additional information about DAVICOM products, contact the Sales department at:

# Headquarters

### Hsin-chu Office:

No.6 Li-Hsin Rd. VI, Science-based Park, Hsin-chu City, Taiwan, R.O.C.

TEL: +886-3-5798797 FAX: +886-3-5646929

MAIL: <a href="mailto:sales@davicom.com.tw">sales@davicom.com.tw</a>
HTTP: <a href="mailto:http://www.davicom.com.tw">http://www.davicom.com.tw</a>

### **WARNING**

Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and/or function.

Preliminary datasheet

DM8603-12-DS-P01